Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.

Slides:



Advertisements
Similar presentations
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
Advertisements

Digital System Clocking:
Feb. 17, 2011 Midterm overview Real life examples of built chips
NextPrevious Main Objective: A comparison between single-edge-triggered Flip-Flop(SET FF) and double edge triggered Flip-Flop based Bit-serial adder in.
Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.
Issues in System on the Chip Clocking November 6th, 2003 SoC Design Conference, Seoul, KOREA Vojin G. Oklobdzija Advanced Computer System Engineering Laboratory.
Introduction to CMOS VLSI Design Sequential Circuits
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.
VLSI Design Circuits & Layout
Introduction to CMOS VLSI Design Lecture 1: Circuits & Layout
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey’s Digital Integrated Circuits,
Synchronous Digital Design Methodology and Guidelines
CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.
Clock Design Adopted from David Harris of Harvey Mudd College.
SEQUENTIAL LOGIC Digital Integrated Circuits© Prentice Hall 1995 Introduction.
Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
from High-frequency Clocks using DC-DC Converters
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Digital System Clocking:
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.
Towards An Efficient Low Frequency Energy Recovery Dynamic Logic Sujay Phadke Advanced Computer Architecture Lab Department of Electrical Engineering and.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.
VLSI Design Circuits & Layout
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
Digital Integrated Circuits for Communication
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Low power CDN. SPEED Operate vdd at half rails Data should operate at full rails.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Transmission gate latches. MSL with unprotected input (Gerosa et al. 1994), Copyright © 1994 IEEE.
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
Digital System Clocking:
OCIECE Winter 2002 High-Speed Low-power VLSI New Single-Clock CMOS Latches and FlipFlips with improved Speed and Power [2] & A New True-Single-Phase-Clocked.
© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
ENGG 6090 Topic Review1 How to reduce the power dissipation? Switching Activity Switched Capacitance Voltage Scaling.
1 VLSI Design SMD154 LOW-POWER DESIGN Magnus Eriksson & Simon Olsson.
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”
Washington State University
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
EE4800 CMOS Digital IC Design & Analysis
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
L 19: Low Power Circuit Optimization. Power Optimization Modeling and Technology Circuit Design Level –logic Families –low-power Flip-Flops –low-power.
Guy Lemieux, Mehdi Alimadadi, Samad Sheikhaei, Shahriar Mirabbasi University of British Columbia, Canada Patrick Palmer University of Cambridge, UK SoC.
Lecture 10: Circuit Families. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Circuit Families2 Outline  Pseudo-nMOS Logic  Dynamic Logic  Pass Transistor.
경종민 Low-Power Design for Embedded Processor.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Bi-CMOS Prakash B.
Dynamic Logic Dynamic Circuits will be introduced and their performance in terms of power, area, delay, energy and AT2 will be reviewed. We will review.
Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,
Class Report 何昭毅 : Voltage Scaling. Source of CMOS Power Consumption  Dynamic power consumption  Short circuit power consumption  Leakage power consumption.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
LOW POWER DESIGN METHODS
Clocking in High-Performance and Low-Power Systems Presentation given at: EPFL Lausanne, Switzerland June 23th, 2003 Vojin G. Oklobdzija Advanced.
Digital System Clocking:
Circuit Design Techniques for Low Power DSPs
Presentation transcript:

Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience and IEEE Press, January 2003 Chapter 6: Low-Energy System Issues

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic2 Clocking Energy System Issues Increasing clock frequency Low skew requirements Deeper pipelining Increased Clocking Energy Focus on energy minimization Methods for Energy Reduction Supply voltage scaling Alternate circuit topology New clocking strategies

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic3 Switching Energy Clock is the highest activity signal  Switching energy is dominant  - probability of a 0-1 transition C i – total switched capacitance at node i V swing (i) – voltage swing at node i V DD – supply voltage N – number of nodes Energy is best reduced by scaling down V DD, but this also means performance degradation

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic4 Supply Voltage Scaling Supply voltage is the most dominant tuning knob for energy reduction Not always possible due to performance requirements Flip-flop speed scales favorably with Vdd compared to standard CMOS inverter Improved slow-path requirements Internal race immunity tracks scaling of an inverter Same fast-path requirements

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic5 Impact of Vdd on (a) delay, and (b) internal race immunity (0.25  m, light load). (Markovic et al. 2001), Copyright © 2001 IEEE (a)(b) (Delay is normalized to FO4 at its respective V DD. FO4 as defined in this example increases with V DD  performance degradation) Pulsed Designs Scale the Best with V DD

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic6 Minimizing Switched Capacitance Clocked capacitances are the most important to minimize due to their high switching activity Reduce Csw by circuit sizing that takes into account both energy and performance Topology dependent Lower limit imposed by the noise requirements

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic7 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic8 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic9 Clock driver for half-swing clocking (Kojima at al. 1995), Copyright © 1995 IEEE Low-Swing Clocking, Option #1: Clock Driver Re-design 50% power reduction with half-swing clock (minus some penalty in clock drivers)

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic10 Reduced clock-swing flip-flop (Kawaguchi and Sakurai, 1998), Copyright © 1998 IEEE Low-Swing Clocking, Option #2: CSE Re-design PMOS does not fully turn-off D Clk Q Q V well > V DD V V Clk (V DD -nV th ) n Clock drivers V DD-Low Clk (V DD-Low ) Clk (V DD -V th ) E (a),(b) ~V DD (V -V th ) (a) (b) (c) E (c) ~(V DD -V th ) 2

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic11 N-Only clocked M-S latch Low-Swing Clocking, Option #3: N-only CSEs N-only clocked transistors, M-S Latch Example (N 1 and N 2 improve pull-up on S M )

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic12 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic13 (a) Nongated clock circuit, (b) gated clock circuit. (Kitahara et al. 1998), Copyright © 1998 IEEE Clock Gating, Option #1: Global Clock Gating Used to save clocking energy when data activity is low Time-mux (no gating!) Global Clk Gating DQ 0 1 S Clk Load In REG DQ Clk EN In (a)(b)

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic14 Data-transition look-ahead latch (Nogawa and Ohtomo, 1998), Copyright © 1998 IEEE Clock Gating, Option #2: Local Clock Gating DQ CP Q M Clk CP P 1 CPI CP Data-Transition Look-Ahead Clock Control Pulse Generator CP

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic15 Conditional capture flip-flop (Kong et al. 2000), Copyright © 2000 IEEE Local Clock Gating, Another Example D Clk D QQ S' S R' R Clk ** QQ NN SR 1 S'R' Clk enabled only when D  Q

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic16 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic17 Dual-edge-triggered latch-mux design Dual-Edge Triggering, Option #1: Latch-Mux Used to save clocking energy regardless of data activity! DQ QC 0 1 S DQ QC Q Clk D

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic18 Dual-edge-triggered latch-mux circuit (Llopis and Sachdev, 1996), Copyright © 1996 IEEE DET Latch-Mux: Circuit Example

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic19 Dual-edge-triggered pulsed-latch design Dual-Edge Triggering, Option #2: Pulsed-Latch C C DQ QC Clk DQ Q Pulse Gen Pulse Gen

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic20 Pulsed-latch: (a) single-edge-triggered; (b) dual-edge-triggered DET Pulsed-Latch: Circuit Examples Clk 1 D D (a)(b) Q Clk Q

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic21 Dual-edge-triggered flip-flop design Dual-Edge Triggered Flip-Flop Q Q CL Clk D Q Q R S C D R S C D

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic22 DET symmetric pulse-generator flip-flop DET Flip-Flop: Circuit Example

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic23 H-tree clock distribution network Clock Distribution for DET CSEs

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic24 Clocking Power: SET vs. DET DET wins if the total clock load capacitance is below 2x the capacitance of a SET design

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic25 Glitch Tolerant Design Are CSEs that are the best in terms of active power also favorable in terms of glitch power? The opposite is true So, let’s investigate how glitch power scales with data and glitching activity

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic26 Comparison of average glitching energy in CSEs (Markovic at al. 2001), Copyright © 2001 IEEE Average Glitching Energy in CSEs

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic27 Glitching energy as a percentage of switching energy in representative CSEs showing the greatest glitch sensitivity of the gated designs Comparison of E glitching and E switching

Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic28 Summary Energy best reduced by V DD scaling Penalty in performance Reducing Clk swing only reduces E Clk Still penalty in performance Clock gating Reduces E Clk at low-activity No penalty in perf. if gating is outside crit-path Dual-Edge Triggering Reduces E Clk ideally by 2x Small or no performance degradation