PXL timing There are two asynchronous systems. STAR PXL RDO L0 trigger L0 detectors Physics collision Trigger processing TCD distribution 1.5 us TBD RDO.

Slides:



Advertisements
Similar presentations
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
Advertisements

FF - TB May 10th, L1 L0 FANOUT LOGIC ALICE general Trigger layout FEE LTU CTP L0 BUSY FEE L1 TTC vi VME BUS L2a, L2r L0 TTC ex CH A CH B L2a, L2r.
ELECTRONIC SYSTEMS NESI NanoRacks Embedded System Integration Board HARDWARE Functional Design.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Introduction to electronics lab ENGRI 1810 Using: Solderless prototype board (white board) Digital multimeter (DMM) Power Supply Signal Generator Oscilloscope.
L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
PXL RDO System Requirements And meeting goals 11/12/2009BNL_CD-1_SENSOR_RDO - LG1.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
1 Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting June 20, 2007.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR PXL Detector Project Status.
LBNL Michal Szelezniak, Eric Anderssen, Leo Greiner, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Chinh Vu, Howard Wieman UTA Jerry Hoffman, Jo Schambach.
PXL Electronics Status update for HFT TC meeting on May 11, 2010 at LBNL 1HFT TC 05/11/ LG.
Research and Development for the HFT at STAR Leo Greiner BNL DAC 03/15/2006.
L. Greiner 1PXL BNL Safety Review– September 26, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal.
Asynchronous Counters
MS, LG, XS PXL ladder tests at IPHC, May 1-7, Preliminary Ladder Testing Results At IPHC MS, XS, LG.
RPC Trigger ESR Warsaw 08 July 2003 F. Loddo I.N.F.N. Bari Status report on RPC FEB production Status report on RPC Distribution Board Interfaces RPC-LB.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Naming Convention HFT PIXEL 12-June-2009 Updated 03/08/2013 By LG to include row and column information for Ultimate sensors.
Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.
L. Greiner 1HFT PXL BNL FTF– September 27, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
The STAR HFT PXL system is designed to be inserted in situ. Is housed in 2 large frame aligned with rails inside Inner Detector Support. Inserted from.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR PXL System Hardware Architecture.
Sensor and ladder and dimensions dateChangeVersionwho 3/26/2013Updated with U2 fid positions 1.1LG.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR Hardware Prototyping Status.
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.
L. Greiner1IPHC-LBNL Phone Conference 05/2011 STAR IPHC-LBNL Phone Conference News and PXL sensor (Ultimate) testing at LBNL.
Sensor (0,0) (20235, 22725) PXL Ultimate sensor Diced Silicon Size mm x mm There is a uniform 15 um border around the sensor lithography 15.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
L. Greiner 1IPHC meeting – May 7, 2012 STAR HFT Plans for the next year A short report on HFT/PXL plans for post May 2012 TPC – Time Projection Chamber.
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
STGC Trigger Demonstrator sTGC Trigger Demonstrator ATLAS Israel Annual Meeting 30 December 2012 Lorne Levinson, Julia Narevicius, Alex Roich, Meir Shoa,
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR PXL Detector Sensor and RDO Review Introduction.
Triggering with the RPD E. Burtin, CEA-Saclay COMPASS Hadron run trigger meeting, Feb. 12, 2008.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
MS IPHC-LBL phone meeting, July 10, Ladder Testing at IPHC and LBL.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
L. Greiner 1IPHC meeting – May 7, 2012 STAR HFT Plans for the next year A short report on HFT/PXL plans for post May 2012 TPC – Time Projection Chamber.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
May - 20Ivo Polák, FZU, Prague1 LED notched fibre distributing system Calibration system for SiPM Ivo Polák, on behalf prague’s group
L. Greiner 1St. Odile CMOS Workshop – September 6-9, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun,
L. Greiner1IPHC-LBNL Phone Conference 05/2012 STAR IPHC-LBNL Phone Conference News and updated ladder testing.
MS, LG, XS PXL ladder tests at IPHC, May 1-7, Preliminary Ladder Testing Results (part 2) At IPHC MS, XS, LG.
CMS FED Testing Update M. Noy Imperial College Silicon Group.
17-19/03/2008 Frédéric DULUCQ Improvements of ROC chips VFE - ROC.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
CMS FED Testing Update M. Noy & J. Leaver Imperial College Silicon Group.
L. Greiner1IPHC-LBNL Phone Conference 07/10/2012 STAR IPHC-LBNL Phone Conference News and updated ladder testing.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Roman Kofman & Sergey Kleyman Neta Peled & Hillel Mendelson Supervisor: Mike Sumszyk Final Presentation of part A (Annual project)
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
2011 Sept 14-16Ivo Polák, FZU, Prague1 LED notched fibre distributing system QMB1 single LED slice Ivo Polák, on behalf prague’s group 1.QMB1.
LBNL Eric Anderssen, Leo Greiner, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak, Chinh Vu, Howard Wieman UTA Jerry Hoffman, Jo Schambach.
L. Greiner 1Project X Physics Study, Fermilab, June 18, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun,
Status and Plans for Xilinx Development
Trigger Gigabit Serial Data Transfer Walter Miller Professor David Doughty CNU October 4, 2007.
Data Handling Processor v0.1 Preliminary Test Results - August 2010 Tomasz Hemperek.
The STAR Heavy Flavor Tracker PXL detector readout electronics
Asynchronous Counters
Asynchronous Counters
Visual Instructions.
VELO readout On detector electronics Off detector electronics to DAQ
Presentation transcript:

PXL timing There are two asynchronous systems. STAR PXL RDO L0 trigger L0 detectors Physics collision Trigger processing TCD distribution 1.5 us TBD RDO board clock/Start MTB buffering Sensor frame begin tx MTB buffering RDO board rx 250 ns* Total Trigger Delay (TTD) 1.75 us * To be verified

PLAN Use an oscilloscope to measure the transit time from the START generated on the RDO board to the receipt of the START on the low mass cable section. Add the time from the Ultimate manual from the receipt of START to the first row processing. The time offset between the send of START from the RDO motherboard (internal time pointer) and the beginning of the first row processing is then TD + FPD This will be done with the production cables, MTB and feedthrough. PXL RDO txMTB buffering Ladder sensor Send start Transit Delay (TD) PXL RDO

LVDS measured on one side of termination resistor. Blue trace – Falling edge of START measured at RDO board R34 Yellow trace – START (opposite polarity) measured on driver board R95 Transit Delay = 79 ns

PXL RDO txMTB buffering Sensor frame begin tx MTB buffering RDO board rx Ladder sensor PXL initial startup timing Send start Ladder sensor Delay until frame starts Delay until past frame header RDO board Serdes processing First frame latency We will measure the full latency through the system from the transmission of the START to the arrival of the first frame header at the RDO board

LVDS measured on one side of termination resistor. Blue trace – falling edge of START measured at RDO board R34 Yellow trace – Sensor1 data output 1 (opposite polarity) measured on RDO board R1. First frame latency = us