IHP Im Technologiepark 25 15236 Frankfurt (Oder) Germany IHP Im Technologiepark 25 15236 Frankfurt (Oder) Germany www.ihp-microelectronics.com © 2007 -

Slides:



Advertisements
Similar presentations
PHINMS: Application Integration
Advertisements

International Graduate School Cottbus / IHP microelectronics Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 1 Training Electrical.
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
IC Interconnect Modeling Dr. Paul Van Halen PROBLEM  Resistive, capacitive and inductive effects in circuit interconnect.
Low Power Design for Wireless Sensor Networks Aki Happonen.
MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.
MINIMISING DYNAMIC POWER CONSUMPTION IN ON-CHIP NETWORKS Robert Mullins Computer Architecture Group Computer Laboratory University of Cambridge, UK.
CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,
A. A. Jerraya Mark B. Josephs South Bank University, London System Timing.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Comparing Models of Computation for Real-time, Distributed Control Systems Shawn Schaffert Bruno Sinopoli.
Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Project Proposal: Gall Gotfried Steven Beigelmacher 02/09/05.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Mohamed ABDELFATTAH Vaughn BETZ. 2 Why NoCs on FPGAs? Embedded NoCs Area & Power Analysis Comparison Against P2P/Buses 4 4.
Global Service Delivery Infrastructure Ghent - December 16, 2010.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Don Von Dollen Senior Program Manager, Data Integration & Communications Grid Interop December 4, 2012 A Utility Standards and Technology Adoption Framework.
Frankfurt (Germany), 6-9 June 2011 Power System Impacts from Large Scale Deployment of EV -The MERGE project – João A. Peças Lopes
Technology Overview. Agenda What’s New and Better in Windows Server 2003? Why Upgrade to Windows Server 2003 ?  From Windows NT 4.0  From Windows 2000.
IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved IHP Technology Roadmap Update and Future.
J. Galvydzio str. 3 Vilnius, Lithuania LT Tel Fax Europarama: bringing.
IP-Based Emergency Applications and Services for Next Generation Networks PEACE Presented by Suji Gunaratne PhD.
Frankfurt (Germany), 6-9 June 2011 ARCHITECTURE AND FUNCTIONAL SPECIFICATIONS OF DISTRIBUTION AND TRANSMISSION CONTROL SYSTEMS TO ENABLE AND EXPLOIT ACTIVE.
Design, Synthesis and Test of Network on Chips
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
2/6/2003IDEAL-IST Workshop, Christos P. Sotiriou, ICS-FORTH 1 IDEAL-IST Workshop Christos P. Sotiriou, Institute of Computer Science, FORTH.
1 Towards Optimal Custom Instruction Processors Wayne Luk Kubilay Atasu, Rob Dimond and Oskar Mencer Department of Computing Imperial College London HOT.
Network-on-Chip Energy-Efficient Design Techniques for Interconnects Suhail Basit.
From Objects to Assets: The Fungibility of Knowledge Christopher W. Higgins, Esq.
Patrick R. Haspel, University of Mannheim1 FutureDAQ Kick-off Network Design Space Exploration andAnalysis Computer Architecture Group Prof. Brüning Patrick.
Encapsule Systems Reducing Software Development Costs.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler
2D/3D Integration Challenges: Dynamic Reconfiguration and Design for Reuse.
1 Objective 3.2 Smart Components and Systems Integration Georg Kelm, DG INFSO, Nanoelectronics InfoDay, Brussels, 11 October 2010 FP7 ICT Work Programme.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Regional Perspectives on Digital Disaster Management in Latin America and the Caribbean.
1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.
Digital Ecosystems Re-tuning the user requirements after 3 years Digital Ecosystems Re-tuning the user requirements after 3 years Towards Business Cases.
By Nasir Mahmood.  The NoC solution brings a networking method to on-chip communication.
University of Rostock Institute of Applied Microelectronics and Computer Engineering Monitoring and Control of Temperature in Networks-on- Chip Tim Wegner,
Self-assessment tool DIGIT Directorate-General for Informatics DG CONNECT Directorate-General for Communications Networks, Content and Technology eDelivery.
GRID ANATOMY Advanced Computing Concepts – Dr. Emmanuel Pilli.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Heterogeneous Technology Alliance Heterogeneous multi-core.
Active Network Management 1 Grid Modernization Solutions.
Real-Time System-On-A-Chip Emulation.  Introduction  Describing SOC Designs  System-Level Design Flow  SOC Implemantation Paths-Emulation and.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
DUSD(Labs) GSRC Calibrating Achievable Design 11/02.
Microelectronics for HEP A. Marchioro / CERN-PH-ESE.
Richard Escritt, Director – Coordination of Community Actions DG Research, European Commission “The development of the ERA: Experiences from FP6 and reflections.
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
Bob Jones EGEE Technical Director
Smart Cities and Communities and Social Innovation
Self Healing and Dynamic Construction Framework:
Asynchronous and Synchronous Design Techniques for Communication Systems Applications Faculty of Electronic Engineering, Nis, Serbia Miloš Krstić, Dr.-Ing.
Component-Based Software Engineering: Technologies, Development Frameworks, and Quality Assurance Schemes X. Cai, M. R. Lyu, K.F. Wong, R. Ko.
The future of distributed systems architecture
Tools for Composing and Deploying Grid Middleware Web Services
تنظیم مودم D-Link به حالت NAT
Prerequisites for Achieving Net Centric Financial Operations
Defining the Grid Fabrizio Gagliardi EMEA Director Technical Computing
Presentation transcript:

IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved IP ’07 Panel: Is networking the solution for interconnect design closure? Dr. Miloš Krstić

IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved GALAXY project GALAXY project (GALS InterfAce for CompleX Digital SYstem Integration) will be funded in the FP7 program of EU

IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved Project goals This project builds on a technology approach in which the EU currently has world leadership We will provide an integrated GALS NoC design flow We will provide an interoperability framework between the existing open and commercial CAD tools The project will evaluate the ability of the GALS approach to solve system integration issues, implement a complex GALS system on 45nm CMOS process, explore the low EMI and low-power properties, and robustness to process variability problems.

IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved Asynchronous wrapper GALS and NoC Req Ack Data Synchronous block 3 Synchronous block 1 Synchronous block 2 Asynchronous wrapper Network Node Network Node Network Node Data GALS represents an interesting vehicle for NoC concept

IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved GALS NoCs – Pros/Cons Pro Clock-skew problems avoided Potentials for power saving (50% power in NoCs is spent to clock net) The synchronous design of NoC nodes at their optimum clock frequency Possibilities for variation-tolerant on-chip interconnection schemes Low-EMI property Con Lack of convincing analysis and exploration frameworks, crossbenchmarking with synchronous solutions, proven robustness against nanoscale physics effects, tool support

IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved NoC activities in GALAXY project (I) There are already a few NoC platforms based on the GALS paradigm (Silistix, LETI, Technion, Technical University of Denmark) We will support a number of GALS NoC architectural solutions We will also show how the use of NoCs helps designers to overcome the reliability issues of future technologies.

IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved NoC activities in GALAXY project (II) The full potentials of dynamic voltage and frequency scaling with GALS NoC designs will be explored We will create a link between high-level tooling for GALS- based system design and the NoC backend synthesis flow, creating with a complete automated synthesis flow for GALS NoCs A mature synchronous NoC architecture (xpipes) will serve as the reference infrastructure for migration to the GALS paradigm