Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: October 27, 2014 Distributed RC Wire.
Advertisements

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 21: October 28, 2011 Distributed RC Delay.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 5, 2014 Dynamic Logic Midterm.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2010 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 30, 2013 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 8, 2010 Adiabatic Amplification.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 29, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 10, 2014 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 7, 2014 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 8, 2013 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 17, 2012 Restoration.
Day 21: October 26, 2012 Distributed RC Delay
Day 22: October 31, 2012 Pass Transistor Logic
Day 15: October 10, 2012 Inverter Performance
Day 15: October 14, 2011 Inverter Performance
Day 6: September 11, 2013 Restoration
Day 22: October 23, 2013 Pass Transistor Logic
Day 22: October 31, 2011 Pass Transistor Logic
Day 20: October 17, 2014 Ratioed Logic
Day 19: October 24, 2011 Ratioed Logic
Day 16: October 7, 2013 Inverter Performance
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 17: October 8, 2014 Performance: Gates
Day 24: October 28, 2013 Distributed RC Wire and Elmore Delay
Day 20: October 18, 2013 Ratioed Logic
Day 21: October 29, 2010 Registers Dynamic Logic
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 5: September 17, 2010 Restoration
Day 14: October 8, 2010 Performance
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Day 17: October 9, 2013 Performance: Gates
Chapter 5 Circuit Simulation.
Day 8: September 23, 2011 Delay and RC Response
Day 16: October 12, 2012 Performance: Gates
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic: part 2 (Cascading without Buffers)

Previously Penn ESE370 Fall DeHon 2

Two XOR Gates Penn ESE370 Fall DeHon 3

Today Pass Transistor Circuit –Output levels –Cascading Series pass transistors? Delay Start on Distributed RC –Analyzing delay for pass-tr designs Penn ESE370 Fall DeHon 4

Cascading Pass Transistors Penn ESE370 Fall DeHon 5

Chain without Inverters What if we did this? Penn ESE370 Fall DeHon 6

Extract key path Penn ESE370 Fall DeHon 7

t=0 (after Vin transition 1  0) Penn ESE370 Fall DeHon 8

t=4  (after Vin transition 1  0) Penn ESE370 Fall DeHon 9

t=∞ (after Vin transition 1  0) Penn ESE370 Fall DeHon 10

Focus on Pass tr Vgs? Operation mode? Current flow? Penn ESE370 Fall DeHon 11

Voltage of Chain What is voltage at output? Penn ESE370 Fall DeHon 12

How compare Compare Penn ESE370 Fall DeHon 13

DC Analysis Penn ESE370 Fall DeHon 14

DC Analysis – chain of 6 Penn ESE370 Fall DeHon 15

Conclude Can chain any number of pass transistors and only drop a single Vth Penn ESE370 Fall DeHon 16

Transient Penn ESE370 Fall DeHon 17

Closeup Penn ESE370 Fall DeHon 18

Inverter Sense Penn ESE370 Fall DeHon 19

Capacitance What is Capacitance per stage Penn ESE370 Fall DeHon 20

Delay Setup What does RC circuit look like? Penn ESE370 Fall DeHon 21

Pass TR Tree What if we did this? Penn ESE370 Fall DeHon 22

Path What’s different about this? Penn ESE370 Fall DeHon 23

Gate Cascade? What are voltages? Penn ESE370 Fall DeHon 24

Demonstration Circuit Penn ESE370 Fall DeHon 25

SPICE TODO show spice results of voltages Penn ESE370 Fall DeHon 26

Demonstration Chain Penn ESE370 Fall DeHon 27

Spice Penn ESE370 Fall DeHon 28

Transient Response Penn ESE370 Fall DeHon 29

Conclude Cannot cascade degraded inputs into gates. Penn ESE370 Fall DeHon 30

Distribute RC (setup) Time Permitting Penn ESE370 Fall DeHon 31

What is response? Penn ESE370 Fall DeHon 32

What is response? Penn ESE370 Fall DeHon 33

What is response? Penn ESE370 Fall DeHon 34

SPICE Response Penn ESE370 Fall DeHon 35

Intuition Look at series of R’s on path –Must move Q=V(  C) across each R Not as much as if both R’s precede C’s Penn ESE370 Fall DeHon 36

Idea There are other circuit disciplines Can use pass transistors for logic –Even chains of pass transistors –Sometimes gives area or delay win Do not cascade as easily as CMOS Penn ESE370 Fall DeHon 37

Admin Project –Milestone 1 in –Will try to get feedback Friday evening/Sat. –Should be working hard on project –Rewarding experience Penn ESE370 Fall DeHon 38