Threshold Scan Inject various charges and histogram number of hits seen (occupancy plot) for each pixel Vcal (charge) from 0V to 200V (101 steps) For each.

Slides:



Advertisements
Similar presentations
Device Drivers. Linux Device Drivers Linux supports three types of hardware device: character, block and network –character devices: R/W without buffering.
Advertisements

Operating Systems Lecture 7.
J. Linnemann, MSU 4/15/ Global L2 Outputs (and inputs) James T. Linnemann Michigan State University NIU Trigger Workshop October 17, 1997.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
Data Acquisition System for 2D X-Ray Detector Beijing Synchrotron Radiation Facility (BSRF) located at Institute of High Energy Physics is the first synchrotron.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
Hardware Interface Design Patterns Ahmet Selman Bozkır – Hacettepe Univ.
New Features of APV-SRS-LabVIEW Data Acquisition Program Eraldo Oliveri on behalf of Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer] NYC,
Ehsan Shams Saeed Sharifi Tehrani. What is DSP ? Digital Signal Processing (DSP) is used in a wide variety of applications, and it is hard to find a good.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
1 Input/Output. 2 Principles of I/O Hardware Some typical device, network, and data base rates.
Research on cloud computing application in the peer-to-peer based video-on-demand systems Speaker : 吳靖緯 MA0G rd International Workshop.
06/15/2009CALICE TB review RPC DHCAL 1m 3 test software: daq, event building, event display, analysis and simulation Lei Xia.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
Hardware Definitions –Port: Point of connection –Bus: Interface Daisy Chain (A=>B=>…=>X) Shared Direct Device Access –Controller: Device Electronics –Registers:
1 Lecture 20: I/O n I/O hardware n I/O structure n communication with controllers n device interrupts n device drivers n streams.
Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT Needs for Full User Evaluation Peter W Phillips Rutherford Appleton Laboratory.
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
Operating Systems ECE344 Ashvin Goel ECE University of Toronto Threads and Processes.
Ethernet Driver Changes for NET+OS V5.1. Design Changes Resides in bsp\devices\ethernet directory. Source code broken into more C files. Native driver.
Aug. 20, 2002 L.B.L. DSP Software Status The Task Manager The Event Manager (slaves) Overview of DSP Primitives & Tasks Common to Both DSP Types Slave.
Aquatic Spectrometer & Turbidity Meter ECE 4007 L1, Group 8 Paul Johnson Daniel Lundy John Reese Asad Hashim.
Data Logging Solution for Digital Signal Processors Brian Newberry Nekton Research, Inc. James M. Conrad University of North.
SHARC DSPs SHARC is a DSP architecture designed and fabricated by Analog Devices, Inc. As of Spring 2005, they manufacture and sell 22 DSPs based on the.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.
Development of UW Pixel DAQ System Final Report : Fall 2014 Jimin Kim University of Washington Department of Physics/Mathematics December 11 th
Test Setup for FE-I3 single chips / modules, FE-I4_proto1 and for full scale FE-I4 Marlon Barbero, Bonn.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
NS Training Hardware Traffic Flow Note: Traffic direction in the 1284 is classified as either forward or reverse. The forward direction is.
Source Controller software Ianos Schmidt The University of Iowa.
SCT Bytestream Hacking Bruce Gallop RAL High mu upgrade - 16 th May 2012.
Peter W. PhillipsATLAS SCT Week, CERN, September/October 2002 Electrical Tests of SCT modules using RODs Peter W Phillips Rutherford Appleton Laboratory.
DSP C5000 Chapter 10 Understanding and Programming the Host Port Interface (EHPI) Copyright © 2003 Texas Instruments. All rights reserved.
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
بسم الله الرحمن الرحيم MEMORY AND I/O.
NA62: The LKr Electronics Matt Huszagh. Installation & Setup (1/5) Crate Setup 8 vertical columns of 4 crates Almost all installed.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
November 15, 2005M Jones1 Track Lists in Level 2 Outputs from SLAM provide lists of tracks faster than the current path to SVT and Level 2 via XTRP Sparsify.
ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ROD Test Stand Lukas Tomasek LBL
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
LHC RT feedback(s) CO Viewpoint Kris Kostro, AB/CO/FC.
DAQ & data format Peter Fischer Institut für Technische Informatik, Universität Mannheim Presentation given at the EUDET / JRA-1 review, , Geneva.
1 Module 3: Processes Reading: Chapter Next Module: –Inter-process Communication –Process Scheduling –Reading: Chapter 4.5, 6.1 – 6.3.
DIRECT MEMORY ACCESS and Computer Buses
ATLAS Pre-Production ROD Status SCT Version
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
DAQ for ATLAS SCT macro-assembly
Experience with DAQ for ATLAS SCT
SLP1 design Christos Gentsos 9/4/2014.
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch
Example of DAQ Trigger issues for the SoLID experiment
Operating Systems Chapter 5: Input/Output Management
Outline Device Management Device Manager Design Buffering
Project-2 (20%) – DiffServ and TCP Congestion Control
ADSP 21065L.
Presentation transcript:

Threshold Scan Inject various charges and histogram number of hits seen (occupancy plot) for each pixel Vcal (charge) from 0V to 200V (101 steps) For each Vcal 100 events triggered 32 mask steps Testbed: ROD21 in SR1 26 (4 PP0) modules connected to one ROD Mean and sigma of threshold by S-Curve fit RCE Meeting 10/26/09 M. Wittgen Page 1

S-Curve Log Likelihood Fit RCE Meeting 10/26/09 M. Wittgen Page 2 Number of electrons Number of hits

DSP Scan Engine RCE Meeting 10/26/09 M. Wittgen Page 3 Set Vcal

Hardware Limitation in ROD Dataflow Acquire data from modules (40MBit/s link per module) Trapping of events to SDSP 5 MBit/s serial port to send commands to modules Download histograms with SLAVE/MASTER/VME RCE Meeting 10/26/09 M. Wittgen Page 4

Leading Order Scan Steps Master Setup Mask Step Setup Parameter (Vcal for Example) Trigger Loop (100 events) Slave Processing Loop Fitting Corresponding slave steps for Setup Mask Step + Setup Parameter don't take much processing time RCE Meeting 10/26/09 M. Wittgen Page 5

Threshold Scan Timing Data processing (histogramming) enabled Trigger Loop MASTER: 305 s (101 x 32) Setup Mask Stage: 29 s (32) Setup Parameter: 142 s (32 x 101) Time in Processing SLAVE: 374 s Time in Fitting: 50 s No Data Processing on SLAVE - just counting words seen via DMA Trigger Loop: 170 s Time in Processing 128 s Time in Fit: 15 s (flatlined S-Curve) RCE Meeting 10/26/09 M. Wittgen Page 6

Scan Data Throughput Data Processing slows scan down by about a factor of s vs 305 s for trigger loop Bytes seen on one SLAVE (7 modules): 6512 MByte / 170 s = 38 MByte/s 38 MByte/s / 7 modules = 5 MByte/s per module Consistent with a 40MBit/s stream + format overhead Amount of Data 6.5 GByte: 50 hits x 1 word per hit x 101 Vcal steps x pixel x 7 modules Occupancy histograms: 31 Mbyte = 101 Vcal Steps x 1 byte per pixel x pixel After fit: 3.7 Mbyte = 3 floats per pixel x pixels x 7 modules RCE Meeting 10/25/09 M. Wittgen Page 7

Serial Port Throughput Bottleneck: Creation of command bitstream + sending it to modules Lots of bit manipulation Setup Mask Stage: 180 KBit/s out of possible 5 MBit/s Dominated by bitstream setup but only takes 30 s Setup Parameter: 3.5 MBit/s out of 5 MBit/s Could be improved by using two serial ports? Twice as fast? 142 s / 2: could take of one min of scan time? RCE Meeting 10/26/09 M. Wittgen Page 8

Scan Time + Conclusion Performance limit 3 mins triggering + processing + 2 mins module configuration 5 mins theoretical limit for pure scan? Additionally 1 min for fitting Another limit is VME download From SLAVE to MASTER to SBC (last step through VME) At the moment 1 MByte/s out of 4 MByte/s possible Block transfer doesn't work (yet) Sequential download (one ROD after another) For threshold scan data (4 MByte per SLAVE) 4 s x 4 slaves x 16 RODs per crate = 256 s Additional PixLib (infrastructure) overhead RCE Meeting 10/26/09 M. Wittgen Page 9

DSP Code Characteristics 28K of C code Completely stand-alone (compiles with g++, TI cross compiler) 15 header files shared with PixLib Module configuration, primitives Pseudo-OO model (for example SLAVE Object – for communication with SLAVE from MASTER) RCE Meeting 10/26/09 M. Wittgen Page 10 typedef struct { int structType, id, fProc; int (*write)(void *slave, UINT32 addr, UINT32 *buffer, int count); int (*read)(void *slave, UINT32 addr, UINT32 *buffer, int count); int (*init)(void *slave); void (*proc)(void *slave); void (*start)(void *slave); void (*put)(void *slave, UINT32 addr, UINT32 word); UINT32 *(*sendCommand)(void *commandChannel, int id, void *buffer, int nWords, int fetchReply); UINT32 (*get)(void *slave, UINT32 addr); UINT32 *hpic, *hpia, *hpid, *hpidi; Xface *xface; /* points to a SlaveXface structure */ CommandChannel *commandChannel; RequestChannel *requestChannel; int (*sendPrimitive)(void *slave, void *primBuffer, int size); TextBuffer *textBuffer[N_TEXTBUFFERS]; UINT32 histogramTask; /* albeit a UINT32 for passing around, it is a pointer on the slave */ } Slave;

DSP Code Characteristics Most of the code can be reused Easily “converted” to pure OO/C++ Some code obsolete Task structures and queue Co-operative multitasking – only queuing feature really used Loop structure useful Very flexible – allows fast implementation of new scans DSPs operate independent (parallelization) Trend to implement loops on DSP rather than PixLib Important Bottleneck: Communication to SLAVE DSP from SBC only through MASTER Shared “address space” for SLAVE/MASTER tasks would be plus RCE Meeting 10/26/09 M. Wittgen Page 11