Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009.

Slides:



Advertisements
Similar presentations
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
Advertisements

Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Latch & Flip-flop.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.
Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
+ CS 325: CS Hardware and Software Organization and Architecture Sequential Circuits 1.
Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Flip-Flops and Related Devices
C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Counter Section 6.3.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
D Flip-Flops Objectives
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
Sequential Logic. Logic Styles Combinational circuits – Output determined solely by inputs – Can draw solely with left-to-right signal paths.
1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Flip-flops. Outline  Edge-Triggered Flip-flops  S-R Flip-flop  D Flip-flop  J-K Flip-flop  T Flip-flop  Asynchronous Inputs.
Synch 1.1 Synchronous Counters 1 ©Paul Godin Created January 2008.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.
JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,
Mono 1.1 Monostable Multivibrators 1 Technician Series ©Paul Godin Updated March 2015.
Introduction to Sequential Logic
MSI Counters Counter ICs Technician Series ©Paul Godin Updated Feb 2015 gmail.com.
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.
Basic terminology associated with counters Technician Series
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
EKT 121 / 4 ELEKTRONIK DIGIT I
Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
State Machines (Closed Loop / Moore) Synch 2.1  Paul R. Godin Updated: January 2008.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Flip-Flop Flip-flops Objectives Upon completion of this chapter, you will be able to :  Construct and analyze the operation of a latch flip-flop made.
UNIT 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 25.
LATCHES AND FLIP-FLOPS
LATCHED, FLIP-FLOPS,AND TIMERS
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
D Flip-Flop.
Latches and Flip-Flops 2
Elec 2607 Digital Switching Circuits
Asynchronous Counters 2
Lecture No. 24 Sequential Logic.
Latch Practice Problems 1
Latches and Flip-Flops 1
Latches and Flip-Flops
Flip-Flops.
Latches and Flip-Flops 2
Flip Flops Unit-4.
Basic terminology associated with counter and sequential circuits.
Sequential Digital Circuits
FLIP-FLOP. The basic memory circuit is known as Flip-flop. OR It is a bistable sequential circuit which has two stable state (set & reset) and can be.
Presentation transcript:

Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009

Flip Flops 4.2 Input Types Flip-Flops have 2 types of inputs: ◊Synchronous ◊Waits for a clock input to change the state. ◊Asynchronous ◊Immediate change to the outputs without waiting for a clock pulse. Overrides the synchronous inputs.

Flip Flops 4.3 Examples of Asynchronous Inputs The preset and clear are asynchronous inputs. The J, K and Clock inputs are synchronous inputs.

Use of Asynchronous Inputs ◊Asynchronous inputs are used to force an immediate set or reset output to a single flip- flop or a group of flip-flops. ◊Active asynchronous outputs inhibit synchronous inputs. Flip Flops 4.4

Flip Flops 4.5 Asynchronous Immediate Synchronous On clock edge Remember

Flip Flops 4.6 JK ASYNCHRONOUS FLIP-FLOP

Flip Flops 4.7 D Flip Flop with asynch inputs ClkDPreClrQQ’Mode 01101Reset 11110Set 1X11QQ’Hold 0X11QQ’Hold X11QQ’Hold XX0110Preset XX1001Clear XX00??Invalid D Q Q Clock Preset Clear Synchronous Asynchronous Typically, active preset and clear generates a 1-1 output

Question ◊What often happens if the asynchronous inputs of a flip-flop are left floating? ◊Do asynchronous inputs need to be debounced? Flip Flops 4.8

Flip Flops 4.9 A few Flip-Flop circuits

Flip Flops 4.10 Explain how this device functions.

Flip Flops 4.11 An Asynchronous Debouncer Use this one in lab.

Flip Flops 4.12 Determine the output frequency if the input frequency is 1kHz:

Flip Flops 4.13 Sequence Detector Which input needs to be high first for a high Q output? (assume initial LOW inputs)

Flip Flops 4.14 Determine the input sequence to make Q 2 go high. Sequence Detector

Flip Flops 4.15 Challenge Determine the sequence of this circuit:

Flip Flops 4.16 Clock Pulse Switching Turn on/off a clocked output as required, without partial pulses or bounces.

Flip Flops 4.17 An unacceptable solution

Flip Flops 4.18 Solution using an edge-triggered D-Flip-Flop

Flip Flops 4.19 END © GMAIL.COM