Clocking System Design

Slides:



Advertisements
Similar presentations
1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.
Advertisements

1 COMP541 Flip-Flop Timing Montek Singh Oct 6, 2014.
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Performance analysis of sequential machines.
Digital Integrated Circuits A Design Perspective
Introduction to CMOS VLSI Design Sequential Circuits.
VLSI Design EE 447/547 Sequential circuits 1 EE 447/547 VLSI Design Lecture 9: Sequential Circuits.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Introduction to CMOS VLSI Design Sequential Circuits
MICROELETTRONICA Sequential circuits Lection 7.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
ELEC 256 / Saif Zahir UBC / 2000 Timing Methodology Overview Set of rules for interconnecting components and clocks When followed, guarantee proper operation.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits David Harris Harvey Mudd College Spring 2004.
K-Maps, Timing Sequential Circuits: Latches & Flip-Flops Lecture 4 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier,
(Neil west - p: ). Finite-state machine (FSM) which is composed of a set of logic input feeding a block of combinational logic resulting in a set.
Sequential Circuits. Outline  Floorplanning  Sequencing  Sequencing Element Design  Max and Min-Delay  Clock Skew  Time Borrowing  Two-Phase Clocking.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 17 - Sequential.
1 Lecture 28 Timing Analysis. 2 Overview °Circuits do not respond instantaneously to input changes °Predictable delay in transferring inputs to outputs.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis EE4800 CMOS Digital IC Design & Analysis Lecture 11 Sequential Circuit Design Zhuo Feng.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Sequential Logic 1 clock data in may changestable data out (Q) stable Registers  Sample data using clock  Hold data between clock cycles  Computation.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
EE141 © Digital Integrated Circuits 2nd Timing Issues 1 Digital Integrated Circuits A Design Perspective Timing Issues Jan M. Rabaey Anantha Chandrakasan.
Parallel I/O Interface Memory CPUI/OTransducer Actuator Output Device Input Device Parallel Interface Microprocessor / Microcontroller Direct memory access(DMA)
Clock Design Adopted from David Harris of Harvey Mudd College.
Embedding of Asynchronous Wave Pipelines into Synchronous Data Processing Stephan Hermanns, Sorin Alexander Huss University of Technology Darmstadt, Germany.
Assume array size is 256 (mult: 4ns, add: 2ns)
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
ENGIN112 L28: Timing Analysis November 7, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 28 Timing Analysis.
EE141 © Digital Integrated Circuits 2nd Timing Issues 1 Latch-based Design.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
Sequential Logic 1  Combinational logic:  Compute a function all at one time  Fast/expensive  e.g. combinational multiplier  Sequential logic:  Compute.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 22: Sequential Circuit Design (1/2) Prof. Sherief Reda Division of Engineering,
11/10/2004EE 42 fall 2004 lecture 301 Lecture #30 Finite State Machines Last lecture: –CMOS fabrication –Clocked and latched circuits This lecture: –Finite.
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits
Chapter #6: Sequential Logic Design 6.2 Timing Methodologies
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 23: Sequential Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,
CS 151 Digital Systems Design Lecture 28 Timing Analysis.
1 CSE370, Lecture 16 Lecture 19 u Logistics n HW5 is due today (full credit today, 20% off Monday 10:29am, Solutions up Monday 10:30am) n HW6 is due Wednesday.
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza [Adapted.
© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.
Lecture 5. Sequential Logic 3 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
1 CSE370, Lecture 17 Lecture 17 u Logistics n Lab 7 this week n HW6 is due Friday n Office Hours íMine: Friday 10:00-11:00 as usual íSara: Thursday 2:30-3:20.
Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
June clock data Q-flop Flop dataQ clock Flip-flop is edge triggered. It transfers input data to Q on clock rising edge. Memory Elements.
1 COMP541 Sequential Logic Timing Montek Singh Sep 30, 2015.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU 99-1 Under-Graduate Project Design of Datapath Controllers Speaker: Shao-Wei Feng Adviser:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
EE141 Timing Issues 1 Chapter 10 Timing Issues Rev /11/2003.
Digital Design - Sequential Logic Design
Lecture 11: Sequential Circuit Design
Sequential circuit design with metastability
Pipelining and Retiming 1
Registers and clocking issues
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits
COMP541 Flip-Flop Timing Montek Singh Feb 23, 2010.
Clocking in High-Performance and Low-Power Systems Presentation given at: EPFL Lausanne, Switzerland June 23th, 2003 Vojin G. Oklobdzija Advanced.
Topics Performance analysis..
Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003
332:578 Deep Submicron VLSI Design Lecture 14 Design for Clock Skew
CSE 370 – Winter Sequential Logic-2 - 1
Lecture 19 Logistics Last lecture Today
Instructor: Michael Greenbaum
Lecture 3: Timing & Sequential Circuits
Presentation transcript:

Clocking System Design Synchronous System Design Current state determines the next state Requires clock 1) FSM (Finite State Machine) inputs outputs C/L current state bits Next state bits CLK Next state as a function of current state & external inputs

Inputs should be stable before latching! 2) Pipelined system inputs C/L C/L outputs CLK No feedback (feedback thru MUX) Inputs should be stable before latching!

Register overhead > latch overhead (tsetup + tclk-q) (td-q) Clocking Overhead Latch Register (or F/F) D D   Q Q td-q tsetup tclk-q Register overhead > latch overhead (tsetup + tclk-q) (td-q)

Clock skew tdmax tdmin comes from 1) gated or buffered 2) RC delay with clock wire cycle time gets longer by tskew tcycle=td+tskew -> No setup time violation Malfunction : hold time violation if tskew > tsetup+ tclk-q tdmax R E G R E G Logic Late Early tdmin R E G R E G Early Late

No Clock (Wave Pipelining) - match the logic delay C/L C/L C/L C/L C/L - Multiple outputs of logic blocks come out at the same speed - Constraint at all possible path - used in some memory design

Pulse Mode Clocking tw tc - All loops of logic broken by a single latch - Clock w/narrow pulse L A T C H L A T C H C/L CLK CLK Clock pulse should be shorter than the slowest path of the logic CLK tw tc - Timing Requirements -Used in original Cray Computer (ECL machine)

Pulse Mode Clocking (cont’d) - Advantages: 1) small clocking overhead (one latch delay per clock) 2) high performance - Disadvantages: 1) Double-sided timing constraints If logic is too slow or too fast, the system will fail 2)Pulse width critical  hard to maintain narrow pulse thru inverter chain 3) Not recommended for novice designer

Single-Phase Edge Triggered Clocking - Use Registers instead of latches - Popular in ASIC design (Gate arrays & Std Cells) R E G R E G C/L - Timing Contraints - Problem: Delayed clock skew (latch closes after data change)  Can’t change the clock Can’t make the circuit work SLOW operation of CLK will not fix this problem Need to redo the chip (Early clock)-> setup time violation (Late clock) -> hold time violation

Avoid clock skew problem Data Flow R E G R E G delay Clock propagation 1) No hold time violation 2) Tc= Tq + Td + Tsetup + Tskew Td < Tc - (Tq + Tsetup + Tskew) smaller margin for logic design Tskew < 0   clock skew constraint is unconditionally met  guaranteed operation (No hold time violation) clk-to-q logic delay clk skew

Two-Phase Clocking - Use different edges for latching the data & changing the output C/L

Effectively 1 comes before 2 by t12 .  Can make circuit work by increasing t12 & reducing clock frequency Tc increased by t12