The Snap-12 Snooper Albert Delp University of Arizona Mentors: Ken Johns, Joel Steinberg, Dan Tompkins.

Slides:



Advertisements
Similar presentations
Why to learn OSI reference Model? The answer is too simple that It tells us that how communication takes place between computers on internet but how??
Advertisements

Software Defined Radio Testbed Team may11-18 Members: Alex Dolan, Mohammad Khan, Ahmet Unsal Adviser: Dr. Aditya Ramamoorthy.
Safe Machine Parameters General Machine Timing Cross-Check Safe Machine Parameters General Machine Timing Cross-Check 9 th May v3.
1 Darrin Marr Marcie Webb Brad Zarikoff Digital Input Power Meter.
Discovering the Unknown at the CERN Large Hadron Collider (LHC) Amy Gladwin University of Arizona.
Software Defined Radio Mentor: Dr. Brian Banister Sponsor: Comtech AHA Team: Brad Eylander, Dylan Kievit, Jeff Chang, Ted Storms Acknowledgements: Dr.
The transmission line circuit block used in Cadence Major Blocks and Peak Detector Sections of Channel Equalization Techniques for Ethernet Communication.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Open System Interconnection (OSI) Model
 The Open Systems Interconnection model (OSI model) is a product of the Open Systems Interconnection effort at the International Organization for Standardization.
Optical Heart Monitor/Jump Drive Sponsor: Calit2 Mentor: Paul Blair Ph.D. Team: Matt Chandrangsu, Jeffrey Chi, Kari Nip ECE 191 – Group 6 Fall 2008.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
PIR MOTION SENSOR By Talal BUTT Checked by Uzair Aakhoon.
FPGA for Underwater Communication Pradyumna (Prad) Kadambi Mentor: Cody Youngbull April 13, 2015.
Athletic Field Marking Device Anthony Cortese, Ryan Crump, Matthew Lawler, Patrick Shaughnessy (Team Leader), John Sudia.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Control Building Fiber Preliminary Design Review December 5, 2001.
Schedule and Issues for the Mini-1 and MMFE-8 Kenneth Johns University of Arizona.
LHC Beam Dump System Technical Audit Trigger Synchronisation Unit.
Computer Architecture Lecture 30 Fasih ur Rehman.
GBT Interface Card for a Linux Computer Carson Teale 1.
Time Meeting 2/3/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
RPC PAC Trigger system installation and commissioning How we make it working… On-line software Resistive Plate Chambers Link Boxes Optical Links Synchronization.
Higher National Diploma1 Network Concepts OSI 7 Layer model.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 3 Report Jack Hickish.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
COMPUTER COMMUNICATION & NETWORKS Presented by MUTAASA AHMED.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
AS Computing Data Transmission and Networks. Transmission error Detecting errors in data transmission is very important for data integrity. There are.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
 It is the transmission of data from one place to another.  A data communication system is made up from hardware, software and communications facilities.
CALIBRATION OF TEVATRON IONIZATION PROFILE MONITOR (IPM) FRONT END (FE) MODULES Moronkeji Bandele Physics and Engineering Department Benedict College,
TECHNOLOGY GUIDE FOUR Basics of Telecommunications and Networks.
A.M.E.N. Autonomous Meteorological Embedded Network for Fire Fighting Fan Zhang, Dmitry Stomakhin, Flavio Sira, Brian Hansen.
Big Bangs at the Large Hadron Collider Experimental Particle Physics Group University of Arizona.
General Transmission Channels Physical Transmission Media WirelessSpeed
FDDI Network Security.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
By Mrs. Bushman With pictures from Microsoft Clip Art & Apple.com.
Transmission Measurement Basic Outline. Transmission Curve Describes the percentage of a signal that is transmitted through an object (filter) over a.
1 Homework #5 A bit error rate tester (BERT) Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
The Monitoring Problem Firmware for the Lost Synchronization Detection Project Type: MC-IAPP Industry Academia Partnerships and Pathways Project Name:
Jorge Sola Merino (EN-STI-ECE)
A tutorial guide to start with ISE
Input/Output.
Introduction to electronic communication systems
Homework #5 A bit error rate tester (BERT)
Introduction to computer networks
Particle Physics at the CERN Large Hadron Collider
Enhancing and Implementing an Improved Gigabit Ethernet Card
Data Link Issues Relates to Lab 2.
Network Media, models and number systems
Network Fundamentals – Chapter 8
CMX Status and News - post PRR -
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
Test of Link and Control Boards with LHC like beam, CERN, May 2003
Data Communication.
Protocols & Packet Switching
The LHCb L0 Calorimeter Trigger
Serial Communications
Presentation transcript:

The Snap-12 Snooper Albert Delp University of Arizona Mentors: Ken Johns, Joel Steinberg, Dan Tompkins

The Large Hadron Collider (LHC) at CERN The ATLAS Experiment Discovering the Higgs Boson

This project is part of an ATLAS Super LHC research and development effort This project is part of an ATLAS Super LHC research and development effort At the LHC data will be processed at approximately 1 Terabit/second At the LHC data will be processed at approximately 1 Terabit/second Data is transferred over a large number of optic cables Data is transferred over a large number of optic cables Due to the large number of connections it is desirable to know the quality of the transmission signal Due to the large number of connections it is desirable to know the quality of the transmission signal ENTER THE SNAP 12 SNOOPER Motivation

What Does This Device Do? Functionality Signal Detect Test- This will check to see if a signal is being sent through the fiber optic cable. Signal Detect Test- This will check to see if a signal is being sent through the fiber optic cable. Synchronization Test- Checks that the information being transmitted is in the proper format. Synchronization Test- Checks that the information being transmitted is in the proper format. BIST Test- Industry standard test to check for errors in the coding of the output information BIST Test- Industry standard test to check for errors in the coding of the output information

Planning…Lots of planning

Schematic Design

Schematic Layout *picture of pads layout* *picture of pads layout* *describe what this stage of layout is used for (maps out all the parts and how they are connected onto the board)* *describe what this stage of layout is used for (maps out all the parts and how they are connected onto the board)*

FPGA Design

Conclusions We have developed a SNAP-12 Snooper that checks the signal integrity on Snap-12 fibers My role included all aspects- design, layout, firmware, and testing. Signal Detect Test – successfully implemented and verified Synchronization Test – firmware completed BIST Test – firmware in progress Plan is to use in the field by the summer of 2009