Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
Building Electronics for High Energy Nuclear and Particle Physics Experiments Discuss several systems I have built in the past PHENIX experiment Hadron.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Sept 25, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.
A. Sukhanov, BNL1 NCC Electronics Readout of pad structured sensors ● High dynamic range ● Summing signals from 6 detectors on one preamp ● NCC should.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
A. Sukhanov, BNL1 NCC Electronics Readout of pad structured sensors ● High dynamic range: 14 bit range, 10 bit accuracy ● Summing signals from 6 detectors.
Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Itzhak Tserruya, BNL, Aug. 11, Itzhak Tserruya Weizmann Institute, Israel BNL, Upgrades Meeting, Aug. 11, 2004 HBD: Infrastructure and Integration.
Prototype Tests and Construction of the Hadron Blind Detector for the PHENIX Experiment at RHIC Craig Woody Brookhaven National Lab For the PHENIX Collaboration.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Itzhak Tserruya IEEE 2007, October 29, 2007, Hawaii Itzhak Tserruya Weizmann Institute of Science, Rehovot, Israel for the HBD group: for the HBD group:
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
HBD Gas and QE Monitoring Craig Woody BNL HBD Working Group Meeting October 19, 2005.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
10/26/06Takao Sakaguchi, BNL1 Hadron Blind Detector for the PHENIX experiment at RHIC Takao Sakaguchi Brookhaven National Laboratory For the PHENIX Collaboration.
Front-End Electronics for PHENIX Time Expansion Chamber W.C. Chang Academia Sinica, Taipei 11529,Taiwan A. Franz, J. Fried, J. Gannon, J. Harder, A. Kandasamy,
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Update on the HBD Craig Woody BNL DC Meeting May 11, 2005.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
HBD Report Craig Woody BNL DC Meeting January 7, 2009.
1 HBD Commissioning Itzhak Tserruya DC meeting, BNL December 13, 2006 Progress from October 3 to November 28, 2006.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
1 HBD: Responsibilities, Cost and Schedule Itzhak Tserruya EC/DC Meeting, BNL, March 9, 2005.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
Initial Performance of the PHENIX Hadron Blind Detector at RHIC Craig Woody Brookhaven National Lab For the PHENIX Collaboration N IEEE Nuclear.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
Update on HBD Activities at BNL Craig Woody BNL HBD Working Group Meeting November 16, 2004.
Calorimeter Digitizer Electronics Cheng-Yi Chi Columbia University Nov 9-10, 2015sPHENIX Cost and Schedule Review1.
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
A General Purpose Charge Readout Chip for TPC Applications
Calorimeter Mu2e Development electronics Front-end Review
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
A Readout Electronics System for GEM Detectors
VeLo Analog Line Status
LHCb calorimeter main features
RPC Front End Electronics
BESIII EMC electronics
RPC Front End Electronics
RPC FEE The discriminator boards TDC boards Cost schedule.
IEEE REALTIME CONFERENCE 2014
RPC Electronics Overall system diagram Current status At detector
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
Digitally subtracted pulse between
TOF & BB FEE Safety Review
PHENIX forward trigger review
Cheng-Yi Chi Nevis Lab Physics Dept Columbia University
Presentation transcript:

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab Physics Dept. Columbia University for the PHENIX experiment N35-6

2 HBD Team n Weizmann Institute of Science A.Dubey, Z. Fraenkel, A. Kozlov, M. Naglis, I. Ravinovich, D.Sharma, I.Tserruya* n Stony Brook University W.Anderson, Z.Citron, J.M.Durham, T.Hemmick, J.Kamin n Brookhaven National Lab B.Azmoun, A.Milov, R.Pisani, T.Sakaguchi, A.Sickles, S.Stoll, C.Woody (Physics) J.Harder, P.O’Connor, V.Radeka, B.Yu (Instrumentation Division) n Columbia University (Nevis Labs) C-Y. Chi, F.W. Sippach * Project Leader

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 3 Honeycomb panels Mylar entrance window HV panel Pad readout plane HV panelTriple GEM module with mesh grid Mesh CsI layer Triple GEM Readout Pads e-e- Primary ionization g HV  Proximity focus Cherenkov counter.  Use CsI to convert photon to electron.  GEM is used for amplify the electron from CsI.  Measure time and charge  Installed in 2006 HADRON BLIND DETECTOR N05-1 HBD I.Tserruya N HBD Gas S.Stoll MP5-3 Gain J.S.Kamin N15-239, GAS B. Azmoun MP4-2 Foil B. Azmoun

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 4 Charge Preamp with On-Board Cable Driver (IO REVA) Features: 1)+/- 5V power supply. 2)165 mW power dissipation. 3)Bipolar operation (Q_input = +/- ) 4)Differential outputs for driving 100 ohm twisted pair cable. 5)Large output voltage swing -- +/- 1.5V (cable terminated at both ends) (+/- 3V at driver output) 6)Low noise: Q_noise = 345e (C_external = 5pF, shaping =.25us) (Cf = 1pF, Rf = 1meg) 7)Size = 15mm x 19mm 8)Preamp output (internal) will operate +/- 2.5V to handle large pile-up. Preamp (BNL IO-1195) 2304 channels total 19 mm 15 mm

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 5 S-S+GS-S+ Signal arrangement Use 2MM Hard Metric cable to move signals between preamp/FEM 2mm HM connector has 5 pins per row and 2mm spacing between pins and rows There are two types of cable configuration: *100 ohms parallel shielded cable 50 ohms coaxial cable Our choice is This gives us signal density 2mm x 10mm for every 2 signals. Same type of cables will be used for L1 trigger data. MERITEC

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 6 FEM receiver + ADC 8 CHANNEL 65 MHz 12 bits ADC ( 80 TQFP) The +/- input can swing from 1V to 2V, V cm =1.5V + side 2V, - side 1V -> highest count - side 2V, + side 1V -> lowest count Our +/- input will swing from 1.5 to 2V/ 1.5 to 1V we will only get 11 bits out of 12 bits 16fc will be roughly sitting at 200 count We will run the ADC at 6X beam crossing clock 6X9.4 MHz = 56.4 MHz or ~17.7ns per samples ADC data are serialized LVDS at 12*56.4 MHz= 678 MHz Differential Receiver ADC Preamp Cable driver FPGA Based on AD8138 receiver Unity gain TI ADS5272

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 7 Signals from Preamp HBD ADC board Differential receiver ADC ALTERA FPGA 48 channels per board 6U X160 mm size We use ALTERA STRATIX II 60 FPGA to receive the 6 ADC’s data It has 8 SERDES blocks. ALTERA provides de-serializer Mega function block. 6XADC clock  SERDES clock  data de-serialized as 6 bit 120 MHZ  Regroup to 12 bits at 60 MHz, 45 degree phase adjustment step. Timing Margin  270 degree. The FPGA also provides  L1 delay (up to 240 samples)  8 events buffer  ADC setting download  Offline slow readback  7 threshold levels for L1 trigger primitives per channel.

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 8 Clock fanout Clock Master GTM + Ethernet FEM (ADC) FEM (ADC) XMIT DCM Pulser Preamp FEM CRATE FEM Crate Block Diagram FEM: Digitize the detector pulse Clock Fanout -> distribut the ADC + system clocks XMIT: send the digitize data to DAQ Pulse: send the test pulse to the preamp Clock Master: Interface with PHENIX timing system for L1, clock etc. DCM: PHENIX Data Collection Module 60MW/sec 80MW/sec Optical link 60MHz ADC clock 20MHz system clock Token passing dataway

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 9 16MV test pulse on all the channels on FEM number 2 The test is done by moving test jigs cables (6 outputs) 8 times. 10mv, 100ns per division Digital sum 20mv/division 60Mhz noise kicks back from ADC Preamp output Output of FEM receiver

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 10 ADC test result -2 Preamp off Preamp on Preamp + ADC system performance Sigma on the baseline ADC distribution for 192 channel Average over 40 events ADC Sample # ADC distribution for sample 15 TEST Pulse Injection at preamp input

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 11 ADC test result -3 ADC Sample Number ADC Distribution 100 events histogram from test pulse injection. The result after doing Pulse (n+2) – Pulse (n) ADC Sample Number ADC Distribution

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 12 CONCLUSION  The electronics has been installed and run successfully in 2007 run.  We have ~2300 channel installed.  The FEM board power consumption is about 20W for 48 channel.  The whole system fit into 4 crates, including the enough space of adding L1 trigger boards.  We read out 12 samples of ADC data per channel. The channel has ADC (peak – baseline) < threshold (channel) get dropped in the data acquisition system.  Both TI and Analog Device now have multiple channels 14 bits ADC.  We will develop a new system for 14 bits application with slightly higher packing density.

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 13