ECE 565 VLSI Chip Design Styles Shantanu Dutt ECE Dept. UIC.

Slides:

Advertisements

Similar presentations

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.

Advertisements

Dan Lander Haru Yamamoto Shane Erickson (EE 201A Spring 2004)

ECE 506 Reconfigurable Computing ece. arizona

Lecture 15 Finite State Machine Implementation

Programmable Logic Devices

1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Programmable Logic Devices

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

EECE579: Digital Design Flows

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 11 - Combinational.

ECE Synthesis & Verification - Lecture 0 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits VLSI.

Lecture 2: Field Programmable Gate Arrays I September 5, 2013 ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 21: April 15, 2009 Routing 1.

VLSI Routing. Routing Problem  Given a placement, and a fixed number of metal layers, find a valid pattern of horizontal and vertical wires that connect.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Evolution of implementation technologies

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.

CS294-6 Reconfigurable Computing Day 2 August 27, 1998 FPGA Introduction.

HARP: Hard-Wired Routing Pattern FPGAs Cristinel Ababei , Satish Sivaswamy ,Gang Wang , Kia Bazargan , Ryan Kastner , Eli Bozorgzadeh   ECE Dept.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

General Routing Overview and Channel Routing

CSET 4650 Field Programmable Logic Devices

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

ESE Spring DeHon 1 ESE534: Computer Organization Day 19: April 7, 2014 Interconnect 5: Meshes.

Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Standard cell-based layout. n Channel routing. n Simulation.

Global Routing.

CAD for Physical Design of VLSI Circuits

Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.

Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.

ECE 465 Introduction to CPLDs and FPGAs Shantanu Dutt ECE Dept. University of Illinois at Chicago Acknowledgement: Extracted from lecture notes of Dr.

ASIC Design Flow – An Overview Ing. Pullini Antonio

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

J. Christiansen, CERN - EP/MIC

Programmable Logic Devices

Example of modular design: ALU

Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

Incremental Placement Algorithm for Field Programmable Gate Arrays David Leong Advisor: Guy Lemieux University of British Columbia Department of Electrical.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

EE3A1 Computer Hardware and Digital Design

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

ECE 551: Digital System Design & Synthesis Motivation and Introduction Lectures Set 1 (3 Lectures)

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.

CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 21: November 28, 2005 Routing 1.

VLSI Design Flow The Y-chart consists of three major domains:

Introduction to ASICs ASIC - Application Specific Integrated Circuit

ECE 565 VLSI Chip Design Styles

سبکهاي طراحي (Design Styles)

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985

We will be studying the architecture of XC3000.

The Xilinx Virtex Series FPGA

Chapter 10: IC Technology

Chapter 10: IC Technology

Implementation Technology

The Xilinx Virtex Series FPGA

EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.

ECE 352 Digital System Fundamentals

Chapter 10: IC Technology

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

ECE 565 VLSI Chip Design Styles Shantanu Dutt ECE Dept. UIC

Chip Design Styes Gate Array Standard Cell Macro Cell Full Custom: Block/Cell and transistor aspect ratios, shape (need not be rectangular), floorplanning can be controlled by the designer to achieve a high degree of optimization—hand tuned designs Field Programmable Gate Array (FPGA)

Gate Array Design Style

Gate Array Design Style (contd)

Constrained- width routing

Standard Cell Design Style

Standard Cell Design Style (contd)

Standard Cells (contd)

More flexibility than gate arrays---cells have the same height but varying widths, and thus a wide range of simple to medium-complexity functions can be designed as cells Only horizontal channels (can be varying widths) are available for routing Feed through cells needed for vertical routing Over-the-cell (otc) routing can be done, which is just routing on another metal layer not occupied by cell interconnects Placement algorithm needs to take into account that non- adjacent inter-row routing space is limited (unless otc routing is allowed), so most interconnects should be between adj. rows. Channel routing is performed in the detailed routing phase Feedthrough cell Also during placement,the max row length should be minimized (given # of rows) or the std-devn in the row size should be minimized (when # of rows is flexible) to minimize chip area Rows w/ differing lengths  wasted white-space (WS)

Macro Cell Design Style Cells are of varying sizes (generally rectangular) and widely varying functional complexity (gates to register files to arithmetic units like adders & multipliers) Standard cells can be part of the design as well More flexibility than standard cells but the resulting placement and routing problems are more complex Placement: Placement for such cells is called floorplanning, and there are no pre-assigned slots to place the cells Routing: There are no predefined channels. Channel definition is one of the routing phases followed by global and detailed routing; the latter is channel routing + switchbox routing. Standard-cell sub-layouts

FPGA Design Style

FPGA Design Style (contd) Both logic and routing are programmable Least flexibilty in routing: needs to be done along pre- fab’ed routing tracks going along hor. & vert. channels Programmable switchboxes at the intersection of routing channels for interconnecting hor. & vert. tracks i-to-i & i-to-(i+3) mode 4 sw-box connections

FPGA Design Style (contd) One “switch” of a switchbox for simple i-to-I connections FFs storing routing configuration data

FPGA Design Style (contd) Direct fast interconnects between adjacent cells

FPGA Design Style (contd) The H Func. Gen. can take the 2 4-func. i/ps F(a,b,c,d), G(a,b,c,d) [note same 4 i/p vars in this case), and w/ 1 extra var e, can produce a 5-variable function H(a,b,c,d,e,) based on Shannon’s expansion: H(a,b,c,d,e) = e*H(a,b,c,d,1) + e’*H(a,b,c,d,0), where G(a,b,c,d) = H(a,b,c,d,0) and F(a,b,c,d) = H(a,b,c,d,1). Note that the H Func. Gen. is being used here as a 3-i/p LUT (i/ps: e, G, F).

FPGA Design Style (contd) Q: How should technology mapping be done for an FPGA have cells (CLBs) of the type shown for the Xilinx X4000E? In other words, what are the criteria for covering subcircuits by FPGA cells?

FPGA Design Style (contd)

— Logic synthesis & Tech. mapping

-Slow and consumes high power (e.g., LUT -access for each tech-mapped “cell”) (library constr.) - Gate arrays: cells are small  more delay (on interconns), restricted cell lib. and routing - Gate arrays: much less expensive than std. cell design (mass produced base arrays)