Page 1 Computer Architecture and Organization 55:035 Midterm Exam Review Spring 2011.

Slides:



Advertisements
Similar presentations
CH10 Instruction Sets: Characteristics and Functions
Advertisements

Princess Sumaya Univ. Computer Engineering Dept. Chapter 2: IT Students.
Arithmetic in Computers Chapter 4 Arithmetic in Computers2 Outline Data representation integers Unsigned integers Signed integers Floating-points.
10/9: Lecture Topics Starting a Program Exercise 3.2 from H+P Review of Assembly Language RISC vs. CISC.
Computer Architecture and Operating Systems CS 3230 :Assembly Section Lecture 2 Department of Computer Science and Software Engineering University of Wisconsin-Platteville.
1 Intro to CS: Part 2 Lecture 1 Ata Kaban School of Computer Science The University of Birmingham [adapted from B Bordbar and M Kwiatkowska]
COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.
Computer ArchitectureFall 2007 © September 10, CS-447– Computer Architecture M,W 2:30-3:50pm Lecture 8.
Choice for the rest of the semester New Plan –assembler and machine language –Operating systems Process scheduling Memory management File system Optimization.
State Machines Timing Computer Bus Computer Performance Instruction Set Architectures RISC / CISC Machines.
+ CS 325: CS Hardware and Software Organization and Architecture Integers and Arithmetic Part 4.
Princess Sumaya Univ. Computer Engineering Dept. Chapter 2:
CEG 320/520: Computer Organization and Assembly Language Programming1 CEG 320/520 Computer Organization and Assembly Language Programming.
Intro to CS – Honors I Introduction GEORGIOS PORTOKALIDIS
Dept. of Computer Science Engineering Islamic Azad University of Mashhad 1 Computer System Architecture Dept. of Computer Science Engineering Islamic Azad.
COE Computer Organization & Assembly Language Talal Alkharobi.
The Instruction Set Architecture Level Dept. of Computer Science Virginia Commonwealth University.
Instruction Set Architecture
CS 311: Computer Organization
4-1 Chapter 4 - The Instruction Set Architecture Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of.
4-1 Chapter 4 - The Instruction Set Architecture Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
2015/10/22\course\cpeg323-08F\Final-Review F.ppt1 Midterm Review Introduction to Computer Systems Engineering (CPEG 323)
CSCE 212 Review for Exam 1 Instructor: Jason D. Bakos.
Chapter 2-2 Assembly Instructions Number Systems Number Systems Assembly Instructions Assembly Instructions Branch Branch Next Lecture Next Lecture  Addressing.
Chapter Six Sun SPARC Architecture. SPARC Processor The name SPARC stands for Scalable Processor Architecture SPARC architecture follows the RISC design.
CSNB374: Microprocessor Systems Chapter 1: Introduction to Microprocessor.
Computer Architecture EKT 422
ARM (Advanced RISC Machine; initially Acorn RISC Machine) Load/store architecture 65 instructions (all fixed length – one word each = 32 bits) 16 registers.
Computing Machinery Chapter 6: Computer Arithmetic.
An Example Architecture. A Paper Computer - Woody Woody's characteristics Word size – 8 bits One word.
Chapter 10 Instruction Sets: Characteristics and Functions Felipe Navarro Luis Gomez Collin Brown.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO CS 219 Computer Organization.
What is a program? A sequence of steps
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 7, 8 Instruction Set Architecture.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Instruction Sets: Characteristics and Functions  Software and Hardware interface Machine Instruction Characteristics Types of Operands Types of Operations.
Page 1 Computer Architecture and Organization 55:035 Final Exam Review Spring 2011.
INSTRUCTION SET PRINCIPLES. Computer Architecture’s Changing Definition  1950s to 1960s: Computer Architecture Course = Computer Arithmetic  1970s to.
ARM (Advanced RISC Machine; initially Acorn RISC Machine) Load/store architecture 65 instructions (all fixed length – one word each = 32 bits) 16 registers.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
© 2015 Pearson Education Limited 2015 Quiz in last 15 minutes Midterm 1 is next Sunday Assignment 1 due today at 4pm Assignment 2 will be up today; due.
Computer Architecture & Operations I
Computer Architecture & Operations I
COMP2121: Microprocessors and Interfacing
Computer Architecture and Organization Miles Murdocca and Vincent Heuring Chapter 4 – The Instruction Set Architecture.
ECE 3430 – Intro to Microcomputer Systems
Course Overview.
MIPS Assembly.
Number Representations and Basic Processor Architecture
Introduction to Computer Systems Engineering
The University of Adelaide, School of Computer Science
The Instruction Set Architecture Level
CPU Design & Computer Arithmetic
Computer Organization
Computer Architecture
ECEG-3202 Computer Architecture and Organization
William Stallings Computer Organization and Architecture 8 th Edition Chapter 10 (Chap 12 edition 9) Instruction Sets: Characteristics and Functions.
ECEG-3202 Computer Architecture and Organization
The University of Adelaide, School of Computer Science
Introduction to Microprocessor Programming
Course Outline for Computer Architecture
Review In last lecture, done with unsigned and signed number representation. Introduced how to represent real numbers in float format.
CPU Structure CPU must:
Introduction to Computer Systems Engineering
Chapter 10 Instruction Sets: Characteristics and Functions
Presentation transcript:

Page 1 Computer Architecture and Organization 55:035 Midterm Exam Review Spring 2011

Page 2 General Information 1 hour exam - open book, open notes Six problems No Verilog

Page 3 Chapter 1 – Structure of Computers Computer types Functional units Basic operational concepts Bus Structures Software Performance –Basic performance equation –ISA: CISC vs. RISC

Page 4 Chapter 2 – Machine Instructions & Programs Information representation –2’s complement negative numbers Memory locations & addresses –Byte addressability –Big endian vs. little endian –Word alignment Memory operations

Page 5 Chapter 2 (cont.) Instructions and sequencing Addressing modes Assembly language Basic I/O operations Stacks and Queues Subroutines

Page 6 Chapter 3 – ARM, 68000, IA32 ISAs For each CPU: –Basic organization, registers, memory access –Addressing modes

Page 7 Chapter 6 - Arithmetic Signed number addition/subtraction Fast adders: carry-lookahead, carry-select Multiplication –Booth’s algorithm –Bit pair recoding –Carry-save addition of partial products Integer division; restoring & nonrestoring Floating point representation and operations

Page 8 Chapter 7 – Basic Processing Unit Fundamental concepts –Register transfers –Instruction fetch and execution –Instruction types Point-to-point vs. multiple bus organization Hardware control Micro-programmed control