Marc Kelly, Maurice Goodrick, Bart Hommels112-12-2008 CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

Bart Hommels for the CALICE-UK groups Data acquisition systems for future calorimetry at the International Linear Collider Introduction DAQ.

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL DIF: Issues & Solutions Readout Architecture.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.

11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,

1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.

David Bailey Manchester. Summary of Current Activities UK Involvement DAQ for SiW ECAL (and beyond) “Generic” solution using fast serial links STFC (CALICE-UK)

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

Update on the Data Acquisition System development in the UK Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.

5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.

NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,

Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.

Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL.

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

Data Acquisition Systems for Future Calorimetry at the International Linear Collider Matt Warren, on behalf of CALICE-UK Collaboration.

Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.

Monday, June TIPP Amsterdam1 A scalable gigabit data acquisition system for calorimeters for linear collider GASTALDI Franck Grant ANR

SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.

Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.

Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.

Future DAQ Directions David Bailey for the CALICE DAQ Group.

Taikan Suehara, CALICE DAQ TF, 7 Apr page 1 CALICE DAQ TF meeting Taikan Suehara (Kyushu University, Japan)

CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.

AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.

AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.

Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.

JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.

David Bailey University of Manchester. Overview Aim to develop a generic system –Maximise use of off-the-shelf commercial components Reduce as far as.

08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.

11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

Monday December DESY1 GDCC news Franck GASTALDI.

Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.

Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.

1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.

ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.

Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.

AHCAL Integration. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE week Lyon IPNL, Sept. 16th – 18th, 2009.

Status of DCC CALICE WEEK University of Manchester September 9, 2008 Franck LLR Polytechnique.

AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.

E. Hazen -- Upgrade Meetings1 AMC13 Project Development Status E. Hazen, S.X. Wu - Boston University.

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea.

Maurice Goodrick, Bart Hommels CALICE DAQ, UCL DIF & intermediate board Intermediate board: Power distribution (& pulsing?!)‏ Clock fanout Level.

DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.

Stave Emulator for sLHC Prototyping L. Gonella, A. Eyring, F. Hügging, H. Krüger Physikalisches Institut, Uni Bonn.

Maurice Goodrick & Bart Hommels, University of Cambridge Guide ● ODR-LDA-DIF-SLAB ● Multitude of Signals ● Multi-Purpose ECAL DIF Model for Lab & Testbeam.

ScCAL Data Acquisition System

The Data Handling Hybrid

DIF – LDA Command Interface

CALICE DAQ Developments

Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,

Testbeam Timing Issues.

Test Slab Status CALICE ECAL test slab: what is it all about?

Status of the Data Concentrator Card and the rest of the DAQ

CALICE/EUDET Electronics in 2007

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

New DCM, FEMDCM DCM jobs DCM upgrade path

First thoughts on DIF functionality

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

Presentation transcript:

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY Reminder: links in the DAQ System 1.DIF  LDA synchronous, serial link with additional asynchronous pairs. 8B/10B encoded data runs at N*machine clk: frequency MHz (assume 100MHz) HDMI cabling and connectors 2.LDA  ODR Gigabit Ethernet (and TLK2501) serial protocol SFP cage connector supports optical fibre 3.C+C  LDA Compatible with LDA  DIF interface C+C & DIF capable of stand-alone operation

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY LDA Hardware LDA hardware: Broaddown2 baseboard with Gbit-Eth add-on and DIF links add-on Resolved many hardware issues Latest fix: terminator resistors on Gbit Eth board Hardware works now (!) M. Kelly (Manchester)

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY LDA Firmware While struggling with hardware: good firmware progress Gbit Eth now up&running: auto-negotiates link and subsequently sends packets through Ethernet switch LDA-DIF interface ready, debugging (partly?) done DIF-side of link firmware ready as well Documentation available on web:

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY DIF, and DIF-LDA link status LVDS over HDMI link test: pseudo-LDA sends CLK & 8B/10B 100MHz over AC-coupled LVDS lines DIF pseudo-LDA HDMI cable AC-coupling adapter 5 DIFs produced, parts available for 5 more. DIF hardware is (at least partly) functional M. Goodrick, B. Hommels (Cambridge) Power consumption vs. link frequency: relatively small power penalty from 50MHz=>150MHz

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY DIF-LDA link: AC-coupling ‘Traditional’ AC coupling is OK for clocks, but not for data. Long absence of transitions leads to link being ‘blind’ to first few bits arriving Solution is to use a feedback system: edge-detector or bus keeper Works well, but needs tuning of RC time constant w.r.t transmission frequency Continuous sending of idle characters might circumvent the issue altogether

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY DIF hardware: plans DIF re-spin for EUDET readout, should have smaller form factor. No external SRAM (6) No user connector (9) No reset button (10) No USB? (4, 8) SPI-flash PROM (5) Flash RAM for VFE config Include advanced AC-coupling option (2) Probably smaller FPGA (7)

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY DIF firmware status 2m HDMI 50MHz 15m HDMI 50MHz DIF firmware test bench: Pseudo-LDA with clock generation, full-duplex 8b/10b data transmission machinery DIF running link firmware as development platform for DIF firmware. Initial task: send pseudo-data packets for DAQ system test First –and very primitive- data transmission from dev. DIF to LDA

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY DIF  LDA link protocol DIF  LDA protocol layer: Mathias took initiative to start ‘user guide’ writeup Lively exchange of s within DIF WG resulted in draft.v7. For further details: see Mathias’ talk DIF next steps:  Implement minimal set of DIF commands in firmware for DAQ test  Extend firmware towards full DIF command functionality