TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults.

Slides:



Advertisements
Similar presentations
IC TESTING.
Advertisements

Switching circuits Composed of switching elements called “gates” that implement logical blocks or switching expressions Positive logic convention (active.
Computer Science 210 Computer Organization Introduction to Logic Circuits.
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
CMP238: Projeto e Teste de Sistemas VLSI Marcelo Lubaszewski Aula 2 - Teste PPGC - UFRGS 2005/I.
9. Fault Modeling Reliable System Design 2011 by: Amir M. Rahmani.
Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.
Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.
Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Switch networks. n Combinational testing.
Field Effect Transistors Circuit Analysis EE314 HP PA8000 Fujitsu Fairchild Clipper C100.
Lecture 5 Fault Modeling
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
Sheila Ross and W. G. OldhamEECS 40 Fall 2002 Lecture 2 Copyright Regents of University of California Logic Gates: NOT a Prerequisite! Today: Gates, gates.
1 Introduction VLSI Testing. 2 Overview First digital products (mid 1940's) Complexity:low MTTF:hours Cost:high Present day products (mid 1980's) Complexity:high.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 14 - Testing.
ELEN 468 Lecture 231 ELEN 468 Advanced Logic Design Lecture 23 Testing.
Silicon Programming--Physical Testing 1 Testing--physical faults: yield; s-a-0 and s-a-1 faults; justify and propagate.
5/24/2016 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Defects, Failures and Faults.
Logic Gate A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. The output signal appears only.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
CS 210.  How do we represent data in a computer? ◦ Easy to recognize two conditions:  1. Presence of a voltage – we’ll call this state “1”  2. Absence.
Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:
TS 1.1 Basic Digital Troubleshooting 1 ©Paul Godin Updated August 2013 gmail.com.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Switch networks. n Combinational testing.
Unit I Testing and Fault Modelling
CSIS CSIS Input AND from Transistors Illustrates basic use of IDL-800 Illustrates construction of gates Illustrates the “transistor bleed-through”
FPGA-Based System Design: Chapter 2 Copyright  2003 Prentice Hall PTR Topics n Off-chip connections.
Design for Testability By Dr. Amin Danial Asham. References An Introduction to Logic Circuit Testing.
4. Combinational Logic Networks Layout Design Methods 4. 2
Unit 8 Combinational Circuit Design and Simulation Using Gates Fundamentals of Logic Design by Roth and Kinney.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
TOPIC : Different levels of Fault model UNIT 2 : Fault Modeling Module 2.1 Modeling Physical fault to logical fault.
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University
Fault modeling is the translation of physical defects into a mathematical construct that can be operated upon algorithmically and.
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
EECS 270: Inside Logic Gates (CMOS)
TOPIC : Bridging faults
Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.
TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults.
VLSI Testing Class Fault Modeling 李昆忠 Kuen-Jong Lee Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
Logic gates.
Lab02 :Logic Gate Fundamentals:
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Topics Off-chip connections..
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Computer Science 210 Computer Organization
Introduction to H-Bridge
Lecture 5 Fault Modeling
Waveforms & Timing Diagrams
Logic Gates.
JC Technology Logic Gates.
Automatic Test Generation for Combinational Circuits
KS4 Electricity – Electronic systems
EET 1131 Unit 3 Basic Logic Gates
ELECTRONIC SYSTEMS Note: There is no compulsory question set on Section 25 of the syllabus. Questions set on topics within Section 25 are always set as.
PHASE SEQUENCE CHECKER
Logic Gates.
Topics Switch networks. Combinational testing..
Digital Logic Experiment
VLSI Testing Lecture 3: Fault Modeling
Truth tables Mrs. Palmer.
Manufacturing Testing
NAND/NOR Logic Gate Replacement Training tool
Logic Gates AIM: To know the different types of logic gate
Presentation transcript:

TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults

Fault Fault is any deficiency in the system either during design or manufacturing which ultimately results in the deviation in the expected value. Faults need to be identified and corrected. A faulty sub-part in a chip might ask for the entire reconstruction of the chip.

Why to model faults? To verify the interconnections of the circuit Real defects are difficult to analyze A fault model identifies targets for testing A fault model makes fault analysis easy

Causes of faults Faults due to materials Faults due to masks Faults due to improper order of process steps Faults due to error in the design rules It is difficult to simulate these faults. So there is a need to visualize these faults as logical faults so that the analysis become easier.

Contd … Material defects ◦ Surface impurities ◦ Body defects Processing defects ◦ Missing contact windows ◦ Parasitic transistors ◦ Oxide breakdown Packaging defects ◦ Contact degradation ◦ Seal leaks

Physical faults  Logical faults Any physical fault can be represented by logical fault. Advantages ◦ Fault analysis becomes logical analysis rather than a physical problem ◦ Many physical faults can be modeled by one logical fault ◦ Logical fault models are technology independent ◦ Some physical faults are too complex to be analyzed

Different fault models Logical fault model can be explicit or implicit. Explicit fault model – defines a fault universe in which each fault is individually identified Implicit fault model – defines a fault universe by collectively identifying the faults of interest Fault universe – set of all possible faults in the design.

Different types of faults Structural faults – faults defined in conjunction with a structural model ◦ Modify the interconnections among the components Functional faults – faults defined in conjunction with a functional model ◦ Modify the truth table of the component or the model in which it is represented

Short and Open Structural faults Assumes that the faults are due to interconnects only and the components are fault free. Typical structural faults ◦ Short – by connecting unnecessary nodes ◦ Open – by breaking of a connection For example shorting the inputs of a component or breaking the connection to supply or ground.

Stuck-at-faults A short between signal and supply or ground will make the node remain at a fixed voltage. The node is said to be stuck-at-voltage (v) V € {0,1} Represented by s-a-v. Any line X s-a-v € {0,1} represent following physical faults ◦ X open ◦ X shorted to ground or supply ◦ Any internal fault in the component driving X that keeps its value at ‘v’.

Example Suppose the line ‘W’ is unfortunately shorted to ground It can be represented as s-a-0 One can observe the error at the output.

Bridging fault It is a logical fault representing a short between two signal lines which creates a new logic function. Depending on the function created, there are two types of bridging faults ◦ AND bridging faults ◦ OR bridging faults AND bridging faultOR bridging fault

Example Assume OR bridge between the inputs of the NAND gate In Original Circuit B = (Y.Z)’NAND gate In faulty circuit B = {(Y+Z).(Y+Z)}’ = (Y+Z)’NOR gate The output function will become NOR instead of NAND due to bridging fault. Original circuitFaulty circuit

Transistor Faults MOS transistor can be considered as an ideal switch. Two types of transistor faults ◦ Stuck-open ◦ Stuck-short Stuck-open: A transistor is permanently stuck in the open state. Stuck-short: A transistor is permanently shorted irrespective of its gate voltage.

Thank You