A Presentation to EECS Faculty By G. Serpen 8 April 2009.

Slides:



Advertisements
Similar presentations
Using Embedded Assessment to Collect Evidence of Student Learning Using Embedded Assessment to Collect Evidence of Student Learning.
Advertisements

Writing Course-Level Student Learning Outcomes
CT455: Computer Organization Logic gate
Using Embedded Assessment to Collect Evidence of Student Learning Using Embedded Assessment to Collect Evidence of Student Learning.
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
Digital Electronics™ Overview. What is Project Lead the Way? Focus on learning through Rigor Relevance Retention Integration Motivation.
© Copyright CSAB 2013 Future Directions for the Computing Accreditation Criteria Report from CAC and CSAB Joint Criteria Committee Gayle Yaverbaum Barbara.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
Digital Electronics Course Introduction, Number Systems, Conversion between Bases, and Basic Binary Arithmetic (Lecture #1)
ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
1 UCSC Computer Engineering Objectives, Outcomes, & Feedback Tracy Larrabee Joel Ferguson Richard Hughey.
Digital Integrated Circuits Introduction Philip Leong CEG3470 Digital Circuits.
ENEE244-02xx Digital Logic Design Lecture 7. Announcements Homework 3 due on Thursday. Review session will be held by Shang during class on Thursday.
ABET Accreditation Board for Engineering and Technology
COM181 Computer Hardware Ian McCrumRoom 5B18,
Assessment Assessment Planning Assessment Improvements Assessment Data Dialogue & Reflection.
ABET Accreditation Status CISE IAB MeeertingJanuary 24, CEN program fully ABET-accredited (in 2006) until 2012: no concerns, no weaknesses, no deficiencies.
Timothy S. Brophy, Ph.D., Director of Institutional Assessment University of Florida Office of the Provost.
Digital Computer Design Fundamental
Lecture 0 Digital Electronics Fundamentals Computer Architecture and System Software There are 10 kinds of people in this world – those who understand.
Overview of the Department’s ABET Criterion 3 Assessment Process.
Boolean Algebra and Logic Gates CE 40 B 18 June 2003.
CPSC 321 Introduction to Logic Circuit Design Mihaela Ulieru (‘Dr. M’)
University of Central Florida S.O.S.: Student Outcomes Solutions for Program Assessment Paula S. Krist, Ph.D. Director, OEAS December 5, 2005 CS-55.
Computer Architecture I: Digital Design Dr. Robert D. Kent Logic Design Medium Scale Integration and Programmable Logic Devices Part I.
OVERVIEW. COURSE INFORMATIONs  Lectures:  Wed 01:00 – 03:00 pm (DPU2)  Fri 04:30 – pm (BPU4/5/6)  Laboratory: - none –  Tutorial: to be decided.
40551 Logic Synthesis Optimization Dr. Yaser M. Agami Khalifa Fall 2004 Lecture # 1.
Student learning outcomes Training Subcommittee University Assessment Committee University of Toledo
The Balance Between Theoretical and Practical Work Within Electrical and Computer Engineering Courses Dr. Bahawodin Baha March Development Partnerships.
1 CPRE210: Introduction to Digital Design Instructor –Arun K. Somani –Tel: – –Office Hours: MWF 10:00-11:00 Teaching Assistant.
EE & CSE Program Educational Objectives Review EECS Industrial Advisory Board Meeting May 1 st, 2009 by G. Serpen, PhD Sources ABET website: abet.org Gloria.
COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Why do you need to study computer organization and architecture? Computer science and IT.
Digital Logic Design and Lab School of EECS Seoul National University.
ENEE244-02xx Digital Logic Design Lecture 6. Announcements Homework 2 due today Homework 3 up on webpage Coming up: First midterm on Sept. 30 – Will cover.
This course will help you understand the latest technologies & how they work. You will lean how to develop computer programs to solve problems.
ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
التحليل والتصميم المنطقي DIGITAL DESIGN Instructor : Khalil Alsulbi Mobile : Room : 217.
Program Learning Outcomes: Development Strategies & Practical Tools Sacramento City College Spring Flex, 2006 Facilitators: Alan Keys, Faculty Research.
Supporting ABET Assessment and Continuous Improvement for Engineering Programs William E. Kelly Professor of Civil Engineering The Catholic University.
Logic Signals and Gates. Binary Code Digital logic hides the pitfalls of the analog world by mapping the infinite set of real values for a physical quantity.
Nonlinear & Neural Networks LAB. CHAPTER 8 Combinational Circuit design and Simulation Using Gate 8.1Review of Combinational Circuit Design 8.2Design of.
CEN ABET Mini- Retreat March 4, CEN ABET Mini-Retreat Agenda: –State of the Assessments –Discussion on loop closings. –CSE Program Objectives/Outcomes.
Copyright © 2014 by ABET Proposed Revisions to Criteria 3 and 5 Charles Hickman Managing Director, Society, Volunteer and Industry Relations AIAA Conference.
CEC 220 Digital Circuit Design Wednesday, January 7 CEC 220 Digital Circuit Design Slide 1 of 12.
CEN Faculty MeetingMarch 31, ABET Accreditation Brief history. –1980’s: faculty qualifications sufficed. –1990s: quality of courses, materials, and.
Student Learning Outcomes and SACSCOC 1.  Classroom assessment ◦ Grades ◦ Student evaluation of class/course  Course assessment –????  Academic program.
IPFW Assessment Workshop Module 2: Mapping Programmatic SLO’s D. Kent Johnson, PhD Director of Assessment.
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
OVERVIEW. COURSE INFORMATIONs  Lectures:  Monday: 8.00 am – 9.00 am (DKR5)  Tuesday: am – pm (DKP1)  Laboratory: - none –  Tutorial:
Introduction to Computer Architecture Dr. Ahmed El-Bialy Dr. Sahar Fawzy Dr. Sahar Fawzy
Program Learning Outcome Development Guide: Steps and Resources Sacramento City College Department Workshops Spring, 2006 Facilitators: Alan Keys, Faculty.
Accreditation of study programs at the Faculty of information technologies Tempus SMGR BE ESABIH EU standards for accreditation of study.
Engineering programs must demonstrate that their graduates have the following: Accreditation Board for Engineering and Technology (ABET) ETP 2005.
ECEN2102 Digital Logic Design Lecture 0 Course Overview Abdullah Said Alkalbani University of Buraimi.
Learning Goals Development & Assessment The Basics of Goals-Based Course Design.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
ECE 301 – Digital Electronics
Understanding ABET.
ECE 3110: Introduction to Digital Systems
CSNB163 Digital Logic Design
Boolean Expressions Lecture No. 10.
Proposed Revisions to Criteria 3 and 5
Logic and Computer Design Fundamentals
lecturer | ASIC design engineer
Development of ABET Syllabus
Assessment and Accreditation
Lecture 20: Combinatorial Circuits I
Dr. Clincy Professor of CS
ECE Digital Electronics
COMPUTER ORGANIZATION
Presentation transcript:

A Presentation to EECS Faculty By G. Serpen 8 April 2009

 Why Use Student Learning Outcomes?  Clear expectations for students and faculty  Common institutional language  Context for course design and revision  Curriculum Map and Assessment  Faculty self-assessment  Curricular match with industry standards  Accrediting Agency standards Adapted from:

 Student Learning Outcomes are  Specific: Students will be able to  Prescribe artifacts to be analyzed:  Measurable characteristics  Specified methods of evaluation: exam responses, portfolio section, performance  Indicator: Combined data indicating relative degree of achievement.

 3 cr. hrs. Lecture, 1 cr. hr. Lab  History and overview  Number systems and binary arithmetic  Switching theory  Combinational logic circuits  Modular design of combinational circuits  Programmable Logic Devices  Memory elements  Sequential logic circuits

SUBTOPICS  Number systems and codes  Binary arithmetic  Boolean and switching algebra  Representation and manipulation of switching functions  Minimization of switching functions  Incompletely specified switching functions STUDENT LEARNING OUTCOMES  Work with binary number systems and arithmetic.  Derive and manipulate switching functions that form the basis of digital circuits.  Reduce switching functions to simplify circuits used to realize them.

SUBTOPICS  Basic logic gates (AND,OR,NOT,NAND,NOR)  Realization of switching functions with networks of logic gates  2-level networks: AND- OR,OR-AND,NAND- NAND,NOR-NOR  Multi-level networks  Physical properties of logic gates (technology, fan-in, fan-out, propagation delay)  Elimination of timing hazards/glitches STUDENT LEARNING OUTCOMES  Realize switching functions with networks of logic gates.  Explain and apply fundamental characteristics of relevant electronic technologies, such as propagation delay, fan-in, fan-out, and power dissipation and noise margin.

 The list of outcomes that draw direct and substantial support from listed SLOs include:  Outcome 3k (use modern engineering techniques, skills, and tools)  The list of outcomes that were partially (nevertheless to a reasonable degree) supported by the SLOs include:  Outcome 3b (conduct experiments, analyze and interpret data)  Outcome 3c (design a system, component, or process)  Outcome 3g (communicate effectively)

How to Use SLOs SLOabcdefgh 1 2√ 3√ 4 √ 5 Course Student Learning Outcomes (SLO) are used to demonstrate support for ABET Engineering Criterion 3 Program Outcomes a through k.