Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable)

Slides:

Advertisements

Similar presentations

Bob Hirosky, UVa 7/27/01  Level 2 Processor Status  Bob Hirosky The University of Virginia 

Advertisements

Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.

Chapter 6 Computer Architecture

Bob Hirosky UVA 8/1/02 Summary of DØ Alpha hardware status* Appx. 10 trustworthy Alphas from two production runs (24+12). MBus PIO difficulties currently.

Basic Input Output System

Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.

Parts & Functions of a Computer. 2 Functions of a Computer.

B. Hirosky Jan 5 ‘01 L2ßeta: Current Focus Last Friday’s meeting at UMD: Bob Hirosky, Drew Baden, Rob Bard, John Giganti Discussed details of various SBC.

CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Processor history / DX/SX SX/DX Pentium 1997 Pentium MMX

Operating Systems Input/Output Devices (Ch , 12.7; , 13.7)

Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:

Computational Astrophysics: Methodology 1.Identify astrophysical problem 2.Write down corresponding equations 3.Identify numerical algorithm 4.Find a computer.

Architectural Considerations for CPU and Network Interface Integration C. D. Cranor; R. Gopalakrishnan; P. Z. Onufryk IEEE Micro Volume: 201, Jan.-Feb.

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.

Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.

Drew and Bob’s Draft #1 Mechanical: sbc sits inside of 9u card, If SBC is 1 slot, the whole beta system is 1 slot SBC 9u PMC fpga fifos Basic design ideas:

PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.

INTRODUCTION TO MICROCONTROLLER. What is a Microcontroller A microcontroller is a complete microprocessor system, consisting of microprocessor, limited.

Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf

Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January

Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.

Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan

ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.

Chapter 4 The System Unit: Processing and Memory Prepared by : Mrs. Sara salih.

1 CS503: Operating Systems Spring 2014 Dongyan Xu Department of Computer Science Purdue University.

An Abacus. Babbage’s Difference Engine Electronic Computers  1939–1944, Howard H. Aiken developed the Harvard Mark I—also known as the IBM ASCC.  Grace.

DØ Level 2  eta Firmware, FPGAs, etc…. Drew Baden University of Maryland April 26, 2001

I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.

GBT Interface Card for a Linux Computer Carson Teale 1.

This file contains a block diagram and some functional notes on the L2Beta 9U card design. Results of discussions among Philippe Cros, Drew Baden, and.

Chapter 1: Introduction. 1.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 1: Introduction What Operating Systems Do Computer-System.

Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.

Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.

I/O Interfacing A lot of handshaking is required between the CPU and most I/O devices. All I/O devices operate asynchronously with respect to the CPU.

B. Hirosky 10/17/00 ‘L2ßeta’ CPU Concept Commercial 6U CPU Card W/ UII on board FPGA MBUS P I/O + DMA ECL Latch Driver MBUS Straight pass to VME Latches.

RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.

L/O/G/O Cache Memory Chapter 3 (b) CS.216 Computer Architecture and Organization.

CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.

Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.

2007 Sept. 14SYSC 2001* - Fall SYSC2001-Ch4.ppt1 Chapter 4 Cache Memory 4.1 Memory system 4.2 Cache principles 4.3 Cache design 4.4 Examples.

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.

AmendmentsAmendments Advanced Higher. The PCI bus was adequate for many years, providing enough bandwidth for all the peripherals most users might want.

1)Leverage raw computational power of GPU  Magnitude performance gains possible.

Memory Hierarchy. Hierarchy List Registers L1 Cache L2 Cache Main memory Disk cache Disk Optical Tape.

Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.

June 17th, 2002Gustaaf Brooijmans - All Experimenter's Meeting 1 DØ DAQ Status June 17th, 2002 S. Snyder (BNL), D. Chapin, M. Clements, D. Cutts, S. Mattingly.

ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.

Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.

Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.

Orsay’s proposition for the L2  trigger system detailed description of the architecture distribution of the work costs schedule firmware Bernard Lavigne,

Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.

DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:

1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.

B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;

1 load [2], [9] Transfer contents of memory location 9 to memory location 2. Illegal instruction.

M. Bellato INFN Padova and U. Marconi INFN Bologna

ATLAS Pre-Production ROD Status SCT Version

The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.

GBT-FPGA Interface Carson Teale.

Evolution of S-LINK to PCI interfaces

CS703 - Advanced Operating Systems

Chapter III Desktop Imaging Systems & Issues

Introduction to Computing

The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.

Presentation transcript:

Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable) components Provide replacement/upgrade path Match requirements for L2Alphas Minimize impact to experiment’s manpower hardware development online software commissioning effort Fastest possible development time (timescale of RunIIa)

Bob Hirosky L2  eta Review 26-APR-01 Design Approach Hard drive 6U board 9U board mezzanine board FPGA Break off CPU functions into commercial SBC Implement custom I/O to as large an extent as possible in Firmware Use factory-made PCI interface, to lighten firmware complexity

Bob Hirosky L2  eta Review 26-APR-01 Functional Requirements Our aim is to develop a system that is both a functional match for the L2Alphas and supports both hardware and software compatibility to minimize impact on the trigger commissioning efforts. Functional requirements can be broken down into these categories: Processing power OS/Software tools VME Support Custom I/O (TSI, MBus) Mechanical and Electrical

Bob Hirosky L2  eta Review 26-APR-01 CPU Requirements Processing power 500 MHz integer, 2 floating pipes; 64 bits wide (used in bit searches and PIO) 96kB on-chip L2 cache; 3-way associative enough cache for data for event + enough instructions for 24 μsec of non-looping execution (L3 cache (4MB) does not work, doesn’t SEEM to be needed because of characteristics of L2 cache above) SI9515SF95 21 Executes L2 algorithms < 50μsec/event

Bob Hirosky L2  eta Review 26-APR-01 CPUSpecint95Specfp95 Alpha 500 MHz1521 PIII 800 MHz3829 PIII 850 MHz4135 PIII 933 MHz4539 PIII 1000MHz4841 Performance Benchmarks for common CPUs Integer performance is key for most L2 processing Tests include: running of compilers/interpreters, compression algorithms, data base, & chip simulations

Bob Hirosky L2  eta Review 26-APR-01 Modern CPUs performs well in comparison PIII on chip Cache = 256K vs 96K in Alpha, room for appx. 3 times the instructions with an event in memory. Faster memory access w/ modern RAM+controllers PIII SBCs readily available – CPU section debugging is a warranty issue!

Bob Hirosky L2  eta Review 26-APR-01 SBC of Choice VMIC 7740(50) PIII – 850 MHZ 100MHz x 64 bits RAM Bus Integrated UII ( VME support built in!) Single Slot Design PMC expansion site Single Vendor? NO! (Concurrent Tech + SBS/Bit3 * )

Bob Hirosky L2  eta Review 26-APR-01 Advantages of PIII – based CPU Popular commercial products = support Ongoing product development Mature LINUX/OS support Commercial, well supported, software readily available KAI C++ Match to Alpha byte ordering Closeness to Alpha Linux code Software development minimized (short list to SW compatibility) - rewrite device drivers - install memory access module (Alpha version was developed from Intel Linux) maybe, but maybe not necessary - interrupt handling : requires some thought, but Alpha experience should provide a big jumpstart

Bob Hirosky L2  eta Review 26-APR-01 Custom I/O Functions Strongest functional requirement is DMA: ~ MB/s Data rate from MBus (FIFOs) to CPU Memory required Also short latency times for MBus programmed I/O even during DMA transfers Ability to generate PCI interrupts Provide register sets/functions compatible with L2Alphas Custom I/O to be implemented in Xilinx XCV405E FPGA (More details in PCI interface/Firmware talks)

Bob Hirosky L2  eta Review 26-APR-01 DMA performance is mainly limited by PCI interface The VME-based PIII cards all use PCI 33MHz x 32-bits Max Bandwidth = 132MB/s This rate is explicitly supported by memory controller chips, thus efficient management of MBus Data to PCI feed is the key. We propose using a hardware PCI interface (PLX 9054) considering quanta of DØ data sources and latency times for start of DMA > 100MB/s achievable >~80MB/s w/ periodic DMA interruptions by PIO

Bob Hirosky L2  eta Review 26-APR-01 Electrical L2 Alphas power requirements: ~172 W Estimates for L2  eta: ~58W Saving = 104W Or (at 0.10/kWh) = $3000/year for 30 boards

Bob Hirosky L2  eta Review 26-APR-01 Collaboration Organization + Device Drivers/Development Env.: UVa 9U + Mezzanine Card Engineering: Orsay Firmware: Maryland + Orsay

Bob Hirosky L2  eta Review 26-APR-01 Present Status 1 st 7740 to arrive w/ the week for start of software development Block diagrams for Electrical + Firmware Mechanical prototype work underway Ready to start detailed schematics – deliver prototypes by end of summer