The SVT Bypass (not for review) 1.Hardware description; 2.Possible applications; 3.Technical feasibility; 4.Hardware requirements/needs; estimate on firmware/software.

Slides:



Advertisements
Similar presentations
Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
Advertisements

The trigger1 The Trigger YETI 7th January 2008 Emily Nurse Outline: Why do we need a Trigger? The trigger system at CDF Rate control at CDF Triggering.
FTKSim Status: Ghost Busting part. II The Hit Warrior F. Crescioli, M. Dell'Orso, P. Gianetti G. Punzi, G. Volpi FTK Meeting 10/19/2006.
The Road Warrior: first use of the Pulsar for SVT Elena Pedreschi, Marco Piendibene, Franco Spinella The problem: 5/5 + XFT To raise efficiency SVT can.
The Silicon Track Trigger (STT) at DØ Beauty 2005 in Assisi, June 2005 Sascha Caron for the DØ collaboration Tag beauty fast …
Pulsar Teststand Room -- Pulsar was initially designed as a teststand tool In God we trust, everything else we test Ted for the Pulsar Group(s) With Pulsar.
Track quality - impact on hardware of different strategies Paola FTK meeting Performances on WH and Bs   2.Now we use all the layers.
CDF Trigger System Veronica Sorin Michigan State University Silicon Workshop UCSB May 11,2006.
Silicon Tracking for Forward Electron Identification at CDF David Stuart, UC Santa Barbara Oct 30, 2002 David Stuart, UC Santa Barbara Oct 30, 2002.
1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.
SVT L.Ristori1 SVT Workshop July 22, 2003 Summary (1) Minimal upgrade for run IIb silicon –Detailed bit level format for hits from HF’s to Mergers needs.
Simulation Tasks  Understanding Tracking  Understanding Hardware 1.Two types of tasks: a.Implementing known functions in ATLAS framework b.Understanding.
Using the Trigger Test Stand at CDF for Benchmarking CPU (and eventually GPU) Performance Wesley Ketchum (University of Chicago)
L3 Filtering: status and plans D  Computing Review Meeting: 9 th May 2002 Terry Wyatt, on behalf of the L3 Algorithms group. For more details of current.
BEACH Conference 2006 Leah Welty Indiana University BEACH /7/06.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
W properties AT CDF J. E. Garcia INFN Pisa. Outline Corfu Summer Institute Corfu Summer Institute September 10 th 2 1.CDF detector 2.W cross section measurements.
Faster tracking in hadron collider experiments  The problem  The solution  Conclusions Hans Drevermann (CERN) Nikos Konstantinidis ( Santa Cruz)
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
Level 3 Muon Software Paul Balm Muon Vertical Review May 22, 2000.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
Studies on stand-alone Si tracking with SVT Alberto, Alessandro, Pierluigi.
The CDF Online Silicon Vertex Tracker I. Fiori INFN & University of Padova 7th International Conference on Advanced Technologies and Particle Physics Villa.
August 30, 2006 CAT physics meeting Calibration of b-tagging at Tevatron 1. A Secondary Vertex Tagger 2. Primary and secondary vertex reconstruction 3.
Simple ideas on how to integrate L2CAL and L2XFT ---> food for thoughts Ted May 25th, 2007.
G. Volpi - INFN Frascati ANIMMA Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.
Electroweak and Related Physics at CDF Tim Nelson Fermilab on behalf of the CDF Collaboration DIS 2003 St. Petersburg April 2003.
Status of RPC trigger analysis and Muon Trigger efficiencies for W-> μν study By Archana Sharma, Suman B. Beri Panjab University Chandigarh India-CMS Meeting.
DPF2000, 8/9-12/00 p. 1Richard E. Hughes, The Ohio State UniversityHiggs Searches in Run II at CDF Prospects for Higgs Searches at CDF in Run II DPF2000.
1 FastTrack: Real Time Silicon Tracking for LHC Alessandro Cerri (borrowing from several talks…)
05/04/06Predrag Krstonosic - Cambridge True particle flow and performance of recent particle flow algorithms.
7/20/04Director's Review - SVT Upgrade1 Silicon Vertex Trigger (SVT) Upgrade J. Adelman, I. Furic, Y.K. Kim, M. Shochet, U.K. Yang (Chicago) T. Liu (Fermilab)
Alberto AnnoviFTK meeting - September 30, 2004 Ideas for a Fast-Track trigger processor - FTK... an evolution of the CDF Silicon Vertex Trigger (SVT) A.
New L2cal hardware and CPU timing Laura Sartori. - System overview - Hardware Configuration: a set of Pulsar boards receives, preprocess and merges the.
FTKSim Status and plans FTK Meeting 07/13/2006 F. Crescioli, M. Dell'Orso, G. Punzi, G.Volpi, P. Giannetti.
ATLAS Trigger Development
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
SVT Nov 7, 2002Luciano Ristori - Vertex2002_7Nov02.ppt1 SVT The CDF Silicon Vertex Trigger Vertex 2002 Luciano Ristori Istituto Nazionale di Fisica Nucleare.
1 FTK AUX Design Review Functionality & Specifications M. Shochet November 11, 2014AUX design review.
SVT April 2006Alberto Annovi- IFAE SVT L’upgrade del Silicon Vertex Trigger (SVT) di CDF IFAE 2006 Alberto Annovi Istituto Nazionale di Fisica Nucleare.
L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.
First physics results with the Silicon Vertex Trigger at CDF-II 2 nd Workshop on the CKM Unitarity triangle. April 5 th -9 th IPPP Durham, England, UK.
L2 CAL Status Vadim Rusu For the magnificent L2CAL team.
Layer00 Efficiency Studies Stephen Levy, UChicago.
Tommaso Boccali SNS and INFN Pisa Vertex 2002 Kailua-Kona, Hawaii 3-8 November 2002 High Level Triggers at CMS with the Tracker.
A Fast Hardware Tracker for the ATLAS Trigger System A Fast Hardware Tracker for the ATLAS Trigger System Mark Neubauer 1, Laura Sartori 2 1 University.
La Thuile, March, 15 th, 2003 f Makoto Tomoto ( FNAL ) Prospects for Higgs Searches at DØ Makoto Tomoto Fermi National Accelerator Laboratory (For the.
Performances of the upgraded SVT The Silicon Vertex Trigger upgrade at CDF J.Adelman 1, A.Annovi 2, M.Aoki 3, A.Bardi 4, F.Bedeschi 4, S.Belforte 5, J.Bellinger.
News and Related Issues Ted & Kirsten May 27, 2005 TDWG News since last meeting (April 29th) Organization Issues: how to improve communication Future Plans:
S. Donati University and INFN Pisa 9th Topical Seminar on Innovative Particle and Radiation Detectors, May , Siena, Italy The CDF Online Silicon.
November 15, 2005M Jones1 Track Lists in Level 2 Outputs from SLAM provide lists of tracks faster than the current path to SVT and Level 2 via XTRP Sparsify.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
BEACH 04J. Piedra1 SiSA Tracking Silicon stand alone (SiSA) tracking optimization SiSA validation Matthew Herndon University of Wisconsin Joint Physics.
Viktor Veszpremi Purdue University, CDF Collaboration Tev4LHC Workshop, Oct , Fermilab ZH->vvbb results from CDF.
H->WW->lνlν Analysis - Improvements and results - - Data and MC - Higgs Working group meeting, 6 January 2011 Magda Chełstowska & Rosemarie Aben.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
Low Mass Standard Model Higgs Boson Searches at the Tevatron Andrew Mehta Physics at LHC, Split, Croatia, September 29th 2008 On behalf of the CDF and.
Status of FTK Paola Giannetti INFN Pisa for the FTK Group ATLAS Italia November 17, 2009.
GUIDO VOLPI – UNIVERSITY DI PISA FTK-IAPP Mid-Term Review 07/10/ Brussels.
CLAS12 DAQ & Trigger Status
Using IP Chi-Square Probability
The Totem trigger architecture The LONEG firmware archtecture
More technical description:
2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.
Kevin Burkett Harvard University June 12, 2001
The Silicon Track Trigger (STT) at DØ
Contents First section: pion and proton misidentification probabilities as Loose or Tight Muons. Measurements using Jet-triggered data (from run).
The Road Warrior: first use of the Pulsar for SVT
XFT2B: Plans and Tasks XFT Workshop FNAL 19 December 2003; p.1.
Presentation transcript:

The SVT Bypass (not for review) 1.Hardware description; 2.Possible applications; 3.Technical feasibility; 4.Hardware requirements/needs; estimate on firmware/software effort, also include possible impact/correlation with other proposals. 5.Effort required to extract PHYSICS with these triggers 6.Man/woman power and time line of the schedule. 7.Conclusion - To-do list

SVT: many different boards  2 years for upgrade  PULSAR Hit Finder AM Sequencer AM Board Hit Buffer Track Fitter Detector Data Hits Super Strip Matching Patterns Roads Roads + Corresponding Hits L2 CPU Tracks + Corresponding Hits AM++ AMSRW HB++ TF ++ Powerful flexible PULSARS BYPASS

Pulsar: AMSRW 1 WEDGE Associative Memory 512 kpatterns ToTF++ SVX-Track Bypass: skips HB-TF HB 2 nd Pulsar: HB++ Stenosis: high resol. path L2 CPU If an application requires extra patterns not to be fitted, and/or you need tracks wo IP measurement (IP-NO tracks)  SAVE TF++ TIME IP-NO tracks do not go to the HB++, TF++ They use the bypass to new pulsars that make the track selection working in parallel with the high resolution path (TF) Pulsar flexibility: A bypass to improve the road flow ALL existing Hardware & most existing firmware!!  mainly assembling job

How to trigger? More Exclusive selections with higher Lum ? Lepton (bmu/pem) – SVT match OR Lepton – XFT match? Later a stronger request “SVT-XFT(Stiff Track) - lepton match” ? Later a stronger more exclusive request “good MET - Stiff Track – lepton match (WW)”? “good JET - Stiff Track – lepton match (W,Z+jet)”? Possible applications for IP-NO tracks 1 : 1.SVX only tracks, for forw/backw  /e  larger lepton acceptance – extra tool to control rates  1.<|  |<1.5 e  1.<|  |<1.5 (Ws, Z + X  leptons+X) SVT track CAN BE DONE IMMEDIATELY by “using UNUSED” patterns. WE HAVE 640 kpatterns but TF++ can fit only 512 kpatterns (see Laura Talk)

The goal is: NOT to prescale low xsec physics up to 3x10 32 and keep efficiency 35% loss at trigger level Trigger eff. Currently used in analysis 15% loss 20 GeV MET 20 GeV [15-16] GeV jets reconstructed by new/old clustering ZH MET and Jets as an EXAMPLE

Level of effort required to extract PHYSICS with these triggers. Commissioning, certification, stripping, scale factors, trigger efficiencies, etc. luminosity will be a major effort anyway. Prescaling low xsec physics that needs 8 fb -1 is not possible. We can just improve the selection or delete the selection to free bandwidth for other physics. Higgs triggers already prescaled: L2 BJET15 D120 DPS, L2 TWO JET15 ETA1.5 & TWO TRK2 D100 DPS, L2 TWO TRK2 D100 & BJET15 & MET15 DPS, L2 TWO TRK2 D120 & THREE JET10 SUMET90 DPS More will be prescaled soon. Having a clean procedure studied in advance is the best way to save energy, minimize trigger changes ….

1 st Pulsar: Sequencer & Road Warrior Associative Memory 512 kpatterns 2 nd Pulsar: Hit Buffer 3 nd Pulsar: Track Fitter XTF board send a Fake HIT when the event is finished, IF a High-Pt lepton or High MET trigger How it could work in more detail - 1 AMSRW tags the IP-NO roads coming from AM Bw/fw SVX-only patterns: 5 SVX layers+Fake Hit on 6 th Layer (XFT) HB++ reject back tagged IP-NO input HB++ receives roads on AUX card: reads them from input FiFo & send them out on the AUX card again if identified as IP-NO. On the regular path HB++ trashes roads with the IP-NO bit set.

How it could work in more detail – 3 The ghost problem The Ghost problem due to the majority use: Ghosts = roads differing only for the empty SuperStrip If # of roads is too large AMS-RW is not enough (A) (B) AMS-RW deletes the usual Ghosts 6 electrical barrels Z Central track = fake forward at the same  z AMS-RW deletes forward roads if all the SVX superstrips are shared with a central track.

If the AMSRW cancellation is not enough, in the new pulsars we can repeat the RW for a deeper deletion of ghosts If RW is duplicated only two wedges/Pulsar can be allocated: 2 DATAIO=2 RW. 1 st Pulsar: AMSRW 1 WEDGE Associative Memory 512 kpatterns To TF++ SVX Track BYPASS: skips HB-TF 2 nd Pulsar: HB++ How it could work in more detail Pulsars RW Main RW here

Lookup 2 HB2 HB1 HB0 Link to other Pulsar? Lookup 1 AMmap 1Mx36 AMmap 1Mx36 RW1 RW0 SVT TS L1 P3 P2 P1 9U VME AMmaps for the RWs Bypass 0 Bypass 1 From wedge0 From wedge1 Slink Control FPGA How it could work in more detail - 5 The new Pulsar receiving 2 wedges and implementing 2 RWs.

1.IF SVT proc. time increases again: tracks missing the inner silicon layer (bad IP) sent to the bypass:Save TF++ time for bad IP, without killing the track 2.If silicon inefficiency increases: we can use looser majority XFT+ 3/5 instead of XFT + 4/5  bypass for bad 3/5. 3.If COT becomes too inefficient for lepton triggers we can use SVX only tracks for leptons even in the central lum 4.Loose b-tagging high lum: use tracks down to 1.5 GeV inside SVT, without fitting them What we will very high LUM? BE READY to react Possible other applications for IP-NO tracks 2 :

Kevin Pitts idea  loose b-tagging to delete Fake IP tracks:  z primary interaction ~30 cm if 1 track IP>100 um (red track), L2 CPU looks for other SVT roads near the red one, pointing to the same vertex (XFT z resolution ~8 cm), without requiring IP cut on blue tracks; They can be “not-fitted Low pt tracks”  use the bypass Associate tracks with Jet axis  we need good jet axis measurement z

Hardware requirements/needs 1.4 (or 8) Pulsars. 2.N=[ (or 8)] connections  2 N mezzanines = 32 (or 40) Money already can be assigned in october and available only when/IF approved by CDF For development in Pisa AMSRW + HB + Merger test 1 link from HB++ to new Pulsar + 2 mezzanines + 1 AUX card We have 3 Pulsars, (may be an extra one in Pisa?): HB++ firmware in Pisa.

Schedule, woman/man power  All the hardware is already developed: Pulsar firmware very little, could be done in ~ 1 months (~2 month if extra RW) L2 code: ~1 month  Cal upgrade and bypass are similar: firmware and Cpu code, links. People coming out of Cal upgrade trained very well for next step Pisa can provide hardware people, same cal upgrade team : M. Piendibene, L. Rogondino engineers Laura Sartori, physicist post-doc, studies/hardware Missing software people: Wisconsin: Jim Bellinger? Other help for integration/monitoring/physics study? Second priority, later time  than Calorimeter upgrade  Complete studies, see also what happens to XFT 3L

Conclusions We can easily provide an SVT bypass for IP-NO tracks Possible applications: 1.Larger SVT flexibility to extend the SVT use at high Lum and for high Pt physics 2.SVX only tracks in the forward region. Ongoing work:  Choose the pattern bank done  Check the SVX only track quality done  Check the SVT/new pulsars latency done  Measure the lepton match efficiency on Z0  Measure the L2 rate on a level 1 lepton sample and/or MET sample Hardware ~ ready… waiting to complete studies (see Laura talk) / physics case

Jose Enrique Garcia & G. Chiarelli studied W with electrons in the plug WH  e v bbar Muon distribution should be similar!! CMX rate ?

Forw/Backw leptons (see Laura talk) 1<  <1.25 (FRONT) L1: BMU*BSU(F)*XFT11 rate 4E31 L2: 0.7 Hz 1.25<  <1.5 (REAR) L1: BMU*BSU(R)*TSU Rate 4E31 L2: 1.3 Hz TSU BMU 1.25<  <1.5 BSU(R) 1<  <1.25 BSU(F) SVX Let’s use SVT*BMU*BSU for muons at L2. high Pt prompt leptons, thin road  ~100 kpat or ~400 kpat 95% efficient for Pt>10 GeV e d0<500  m Let’s use 4/5.

SVX-only  information 6 electrical barrels Z Two SVT track types: 1.(Dz=0) Tracks contained in a single barrel; we don’t know  2.(Dz=+-1)Tracks crossing at least 2 barrels. We know the  track from Dz. In the following plots (2003 study) an SVT track corresponds to an offline track if (a) Dz=0 or (b) Dz has the same sign of an offline track .