4. Design of Multistage Amplifiers

Slides:



Advertisements
Similar presentations
FET Small-Signal Analysis
Advertisements

Chapter 5: BJT AC Analysis. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices and.
MULTISTAGE AMPLIFIERS
Transformer Coupling.
Lecture 07 DC and AC Load Line
RF Amplifier Analysis and Design Critical Specifications:  Input impedance: Z in  Load Impedance: Z L  Frequency of operation (upper and lower 3 dB.
Voltage-Series Feedback
FET ( Field Effect Transistor)
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 22 Lecture 22: Multistage Amps Prof. Niknejad.
EE3B1 – Analogue Electronics Dr. T. Collins
MULTISTAGE AMPLIFIERS
Electronics Principles & Applications Sixth Edition Chapter 7 More About Small-Signal Amplifiers (student version) ©2003 Glencoe/McGraw-Hill Charles A.
1 Electronic Circuits COMMON EMITTER CIRCUITS. 2 Electronic Circuits AMPLIFIERS CAN BE CLASSIFIED AS EITHER: VOLTAGE AMPS POWER AMPS AMPLIFIERS CAN BE.
POWER AMPLIFIER CHAPTER 4.
Topics & Important Concepts ELEC 312 (W11-12). 1. Semiconductor devices 2. I-V equations 3. DC analysis, DC design 4. AC equivalent circuits 5. AC analysis.
FET ( Field Effect Transistor)
Week 6 – Chapter 3 FET Small-Signal Analysis Mohd Shawal Jadin FKEE UMP © 2009.
ANALOGUE ELECTRONICS I
Chapter 13 Small-Signal Modeling and Linear Amplification
POWER AMPLIFIER (Additional Lecture Notes)
09/16/2010© 2010 NTUST Today Course overview and information.
Chapter 17 Electronics Fundamentals Circuits, Devices and Applications - Floyd © Copyright 2007 Prentice-Hall Chapter 17.
Electronic Amplifiers 1 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त.
Part B-3 AMPLIFIERS: Small signal low frequency transistor amplifier circuits: h-parameter representation of a transistor, Analysis of single stage transistor.
Chapter 5: BJT AC Analysis
McGraw-Hill © 2008 The McGraw-Hill Companies Inc. All rights reserved. Electronics Principles & Applications Seventh Edition Chapter 7 More About Small-Signal.
H. Chan; Mohawk College1 NUMERICAL EXAMPLES FOR EE213 Part II 1) Determine the r’ e of a transistor that is operating with I E = 5 mA. r’ e = 25 mV/ I.
Voltage Divider Bias ENGI 242 ELEC February 2005ENGI 242/ELEC 2222 BJT Biasing 3 For the Voltage Divider Bias Configurations Draw Equivalent Input.
Chapter 6:BJT Amplifiers
CHAPTER 5 Transistor Circuits.
Voltage Divider Bias ELEC 121. January 2004ELEC 1212 BJT Biasing 3 For the Voltage Divider Bias Configurations Draw Equivalent Input circuit Draw Equivalent.
Electronic Devices and Circuit Theory
1 Electronic Circuits MULTI STAGE AMPLIFIERS. 2 Electronic Circuits There are several different multi-stage amp circuits that function as dc-amps. 1)COMPLIMENTARY.
FET Amplifiers Chapter 8 Boylestad Electronic Devices and Circuit Theory.
POWER AMPLIFIER Class B Class AB Class C.
BJT amplifier & small-signal concept
Robert Boylestad Digital Electronics Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Chapter 9: FET.
Depletion-type MOSFET bias circuits are similar to JFETs. The only difference is that the depletion-Type MOSFETs can operate with positive values of V.
7-1 McGraw-Hill © 2013 The McGraw-Hill Companies, Inc. All rights reserved. Electronics Principles & Applications Eighth Edition Chapter 7 More About Small-Signal.
CHAP3: MOS Field-Effect Transistors (MOSFETs)
ANALOGUE ELECTRONICS CIRCUITS 1
11. 9/14 Music for your ears 9/14 Musique 101 9/14 Audio Spectrum 4.
Microelectronic Circuit Design, 3E McGraw-Hill Chapter 15 Differential Amplifiers and Operational Amplifier Design Microelectronic Circuit Design Richard.
© 2013 The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill 7-1 Electronics Principles & Applications Eighth Edition Chapter 7 More About Small-Signal.
Chapter 15 Differential Amplifiers and Operational Amplifier Design
Impedance Matching Units. Maximum Power Transfer Theorem As we have seen previously the output of a power amplifier must transfer as much power as possible.
Electronics Principles & Applications Fifth Edition Chapter 7 More About Small-Signal Amplifiers ©1999 Glencoe/McGraw-Hill Charles A. Schuler.
University of Toronto ECE530 Analog Electronics MOS Single Stage Amplifiers # 1 MOS Single-Stage Amplifiers.
5. Design of Power Amplifiers
1 2. Design of BJT amplifiers 2.1 Types of BJT amplifiersTypes of BJT amplifiers 2.2 BJT amplifier biasing designBJT amplifier biasing design 2.3 BJT Optimum.
Emitter-Stabilized Bias Circuit Load Line Analysis.
SUB.TEACHER:- MR.PRAVIN BARAD NAME:-SAGAR KUMBHANI ( ) -VIKRAMSINH JADAV( ) -PARECHA TUSHAR( ) TOPIC:-LINEAR AMPLIFIER(BJT.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. MALVINO & BATES SEVENTH EDITION Electronic PRINCIPLES.
Chapter 5 BJT AC Analysis.
UOP ECT 246 Week 2 iLab Transistor Circuits Check this A+ tutorial guideline at
TYPES OF COUPLING IN AMPLIFIER
Chapter 8: FET Amplifiers
UNIT- V Small Signal Low Frequency Transistor Amplifier Models:
Exercise 1 In Fig. 1, run the analysis, and verify that the overall voltage gain Av=V0/Vs=-25.74, input resistance at VS = 15.44K, output resistance at.
AMPLIFIERS AND OSCILLATORS
ANALOGUE ELECTRONICS I
FET Amplifiers.
EMT 112 / 4 ANALOGUE ELECTRONICS
Small-Signal Modeling and Linear Amplification
ac Load Line Analysis Maximum Symmetrical Swing
FET Small Signal Analysis ENGI 242 ELEC 222. March 2003FET Small Signal Bias2 g m at Q.
Govt. Polytechnic, Dhangar
MULTISTAGE AMPLIFIERS
Chapter 8: FET Amplifiers
Electronic PRINCIPLES
Presentation transcript:

4. Design of Multistage Amplifiers 4.1 Multistage RC Coupled Amplifiers 4.2 FET-BJT 2-stage RC Coupled Amplifiers 4.3 FET-BJT 3-stage RC Coupled Amplifiers

4.1 Multistage RC Coupled Amplifiers Note that in multistage amplifiers, (a) VO of the preceding stage becomes Vin of the following stage, example VO1= Vin2, (b) Rin of the following stage becomes RL of the preceding stage, example RL1= Rin2, (c) Overall gain is the product of gain of every stage. So the design depends upon the available data between stages. For example, without knowing Rin2 of the second stage, design is not possible to meet the voltage gain of the first stage.

4.2 FET-BJT 2-stage RC Coupled Amplifiers Design Example Draw the circuit and design the following 2-stage RC coupled amplifier. First stage is a JFET self-bias CS amplifier circuit. Design the parameters of the JFET( IGSS, IDSS and VP,) and VDD for required RG=20MW , Av = -12 and RD = RL1 = Rin2 =2kW. Assume VD=VDD/2=10V The above FET amplifier is RC coupled to a second stage (CE) amplifier circuit whose specifications are: b =200, VCC = 10V, optimum output voltage design, RC= RL = 2kW, RE = 0.4kW, Design bias resistances R1 and R2. Overall performance # What is the total voltage gain from the input of the first stage to the output of the second stage? # Find undistorted output voltage swing at second stage output and # The possible maximum input voltage at the first stage.

Draw Circuit to be designed Self Bias CS Amp. RG=20MW , Av = -12 and RD = RL1 = Rin2 =2kW. Assume VD=VDD/2=10V CE Amp. b =200, VCC = 10V, optimum output voltage design, RC= RL = 2kW, RE = 0.4kW

Because RL1 = Rin2 =2kW is available, design is possible for the first stage voltage gain and also design of RB2 of the second stage. Therefore the design can start with the first FET stage as follows; Given; CS Amp. RG=20MW , Av = -12 and RD = RL1 = Rin2 =2kW. Assume VD=VDD/2=10V

Because Rin2 =2kW is available, design is possible for the RB2 of the second stage. Given; CE Amp. b =200, VCC = 10V, optimum output voltage design, RC= RL = 2kW, RE = 0.4kW

Overall performance # What is the total voltage gain from the input of the first stage to the output of the second stage? # Find undistorted output voltage swing at second stage output and # The possible maximum input voltage at the first stage. 10V 2k 0.4k 73k 19k 4.24mV(pp) 71W 20MW 5.88V(pp) Av1=-12 Av2=-113 AvT=1357

4.3 FET-BJT-FET 3-stage- RC Coupled Amplifiers To design an amplifier having (a) very high Rin & (b) very high voltage gain & (c) very large signal output voltage swing driving a very low load resistance, following stages are selected. SF Amp. To provide high Rin3 and Voltage divider bias to provide large output voltage swing to drive RS3= RL = 1000W Self bias CS Amp. To provide very high Rin but small signal Vo since it is a preamplifier stage Take AV = -12 CE Amp. For high Av Take RC=2kW Rin3 = 20kW For maximum voltage transfer from 2nd stage to 3rd stage

Draw and Design RG , RS , RD = RL and VDD of the first stage JFET self-bias CS amplifier circuit. FET data is given as IGSS=300nA, IDSS=5mA and VP=-3V, The required specification is VD=VDD/2 and Av = -12 RG RD = RL RS VDD

Draw and design second stage (CE) amplifier circuit Given specifications are: b = 200, VCC = 10V, RC= 2 k W, RL = 20 k W , RE = 0.4kW, Rin = 10.3k W. Design bias resistances R1 and R2, # find voltage gain,and undistorted output voltage swing of this stage. RG Vo2 (pp) R12 Av2 R22

Draw and design R13 , R23 , and VDD3 of the third stage JFET voltage-divider bias SF amplifier circuit if the FET data is IGSS=1mA, IDSS=10mA and VP=-3V, The required specification is VS=VDD/2 to drive a load of RS = RL 1kW # Find Ro of your amplifier and # maximum input voltage at the first stage. Check Rin3 < 300k with IGSS=1mA Ro < 1k so it can drive RL=1kW load easily Vin1 (pp) R13 AvT R23 VDD3

Overall performance # Find AvT of your amplifier and # maximum input voltage at the first stage and # check Ro whether it can drive RL=1kW load easily. Ro < 1k so it can drive RL=1kW load easily Vin1 (pp) AvT 1MW 10.13kW 360W 3.33kW 16.49kW 2kW 0.4kW 10V 50.65V 48.8kW 33.9kW 1kW 3 mV 5V Av1=-12 Av2=-164 Av3=0.825 AvT=1623.6