A. KlugeFeb 18, 2015 CRU form factor discussion & HLT FPGA processor part II A.Kluge, Feb 18, 2015 1.

Slides:



Advertisements
Similar presentations
HLT Collaboration; High Level Trigger HLT PRR Computer Architecture Volker Lindenstruth Kirchhoff Institute for Physics Chair of Computer.
Advertisements

ESODAC Study for a new ESO Detector Array Controller.
André Augustinus ALICE Detector Control System  ALICE DCS is responsible for safe, stable and efficient operation of the experiment  Central monitoring.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
Torsten Alt - KIP Heidelberg IRTG 28/02/ ALICE High Level Trigger The ALICE High-Level-Trigger.
Trigger-less and reconfigurable data acquisition system for J-PET
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
Trigger and online software Simon George & Reiner Hauser T/DAQ Phase 1 IDR.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
FLP data flow – FLP prototype Filippo Costa ALICE O 2 9 th June 2015 WUHAN, CHINA.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
The High-Level Trigger of the ALICE Experiment Heinz Tilsner Kirchhoff-Institut für Physik Universität Heidelberg International Europhysics Conference.
GBT Interface Card for a Linux Computer Carson Teale 1.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
15/12/10FV 1 Common DCS hardware. General ideas Centralized system: o Common computers. Detector dedicated computers (with detector participation) only.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
The ALICE DAQ: Current Status and Future Challenges P. VANDE VYVRE CERN-EP/AID.
ALICE Upgrade for Run3: Computing HL-LHC Trigger, Online and Offline Computing Working Group Topical Workshop Sep 5 th 2014.
André Augustinus 17 June 2002 Technology Overview What is out there to fulfil our requirements? (with thanks to Tarek)
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
Chapter 19 Upgrading and Expanding Your PC. 2Practical PC 5 th Edition Chapter 19 Getting Started In this Chapter, you will learn: − If you can upgrade.
S.Vereschagin, Yu.Zanevsky, F.Levchanovskiy S.Chernenko, G.Cheremukhina, S.Zaporozhets, A.Averyanov R&D FOR TPC MPD/NICA READOUT ELECTRONICS Varna, 2013.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
The ALICE Central Trigger Processor (CTP) Upgrade Marian Krivda 1) and Jan Pospíšil 2) On behalf of ALICE collaboration 1) University of Birmingham, Birmingham,
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Pierre VANDE VYVRE for the O 2 project 15-Oct-2013 – CHEP – Amsterdam, Netherlands.
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
Leo Greiner IPHC beam test Beam tests at the ALS and RHIC with a Mimostar-2 telescope.
Niko Neufeld Electronics Upgrade Meeting, April 10 th 2014.
The Past... DDL in ALICE DAQ The DDL project ( )  Collaboration of CERN, Wigner RCP, and Cerntech Ltd.  The major Hungarian engineering contribution.
TPC DAQ developments Gilles De Lentdecker, Yifan Yang, Erik Verhagen, IIHE-ULB (Brussels)
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Calorimeter Digitisation Prototype (Material from A Straessner, C Bohm et al) L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.
Filippo Costa ALICE DAQ ALICE DAQ future detector readout October 29, 2012 CERN.
ALICE Online Upgrade P. VANDE VYVRE – CERN/PH ALICE meeting in Budapest – March 2012.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
DCS for TRD Pre-trigger Ken Oyama Jan. 22, 2007 DCS Workshop in Heidelberg.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
CRU Weekly Meeting Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU) 18 November, 2015.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Pierre VANDE VYVRE ALICE Online upgrade October 03, 2012 Offline Meeting, CERN.
Control for CTP and LTU boards in Run
PCIe40 — a Tell40 implementation on PCIexpress Beat Jost DAQ Mini Workshop 27 May 2013.
Status of Integration of Busy Box and D-RORC Csaba Soós ALICE week 3 July 2007.
Common Readout Unit (CRU) – A New Readout Architecture for ALICE Experiment Jubin Mitra VECC, Kolkata, India For the ALICE Collaboration.
TPC CRU Jorge Mercado (Heidelberg) Ken Oyama (Nagasaki IAS) CRU Team Meeting, Jan. 26, 2016.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
LHCb and InfiniBand on FPGA
Workshop Concluding Remarks
TOF Upgrade: (few) updates
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
TELL1 A common data acquisition board for LHCb
ALICE – First paper.
ALICE Trigger Upgrade CTP and LTU PRR
GBT-FPGA Interface Carson Teale.
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
M. Krivda for the ALICE trigger project, University of Birmingham, UK
Commissioning of the ALICE-PHOS trigger
TELL1 A common data acquisition board for LHCb
Presentation transcript:

A. KlugeFeb 18, 2015 CRU form factor discussion & HLT FPGA processor part II A.Kluge, Feb 18,

A. KlugeFeb 18, 2015 Outline Summary of 13 Jan’15 - CRU meeting Summary of 4 Feb’15 – CRU-TPC meeting 2

A. KlugeFeb 18, 2015 LTU TTS-GBT & busy On-detector electronics CRU Trigger & busy distribution FPGA proc. CRU CRU system with TTS link to CRU CRU.. common read-out unit O 2.. Online and Offline Computing System DCS.. Detector Control System TTS.. Trigger and Timing Distribution System CTP.. Central Trigger Processor LTU.. Local Trigger Unit GBT.. Gigabit Transceiver front-end links (GBT) →data & ←trigger & ←configuration DDL3 →data & ←configuration FLP CTPTrig. Dist. ATCA or PCI

A. KlugeFeb 18, 2015 LTU On-detector electronics CRU Trigger & busy distribution FPGA proc. CRU FLP CTPTrig. Dist. ATCA 9 link TTS links 9 ATCA crates only for all ALICE read-out for channel CRU cards ATCA is not made for use in radiation nor magnetic field but could be adapted  TRD 2500 DDL3 Computer purchase, maintenance independent of CRU FPGA processes might run in CRU making FPGA proc. unnecessary

A. KlugeFeb 18, 2015 LTU On-detector electronics CRU Trigger & busy distribution FPGA proc. CRU FLP CTPTrig. Dist. PCIe 324 link TTS links channel CRU cards are mounted in 324 FLPs PCs are not made for use in radiation nor magnetic field and would not be adapted  TRD fibers need to to surface 0 DDL3 Computer purchase, maintenance dependent on CRU FPGA processes might run in CRU making FPGA proc. unnecessary Trig. Dist. could be done by 2 levels of CRU-PCI cards 1  14 – 14  324 => 15 * CRU-PCI

A. KlugeFeb 18, 2015 Introduction read-out & O2 from TDR  2 basic choices: ATCA – PCIe CRU-ATCA independent from O2 in terms of installation, development and future maintenance development not followed by LHCb present version solid, no external memory, but implementation possible 2500 physical DDL3 needed, trigger distribution very simple (9 links) more expensive TRD might not need to extend fibers CRU-PCI dependent on O2-FLP infrastructure development can be done in collaboration with LHCb presently in layout phase no external memory memory in principle feasible, but not implemented for LHCb no physical DDL3 needed, some 350 TTS trigger links needed cheaper PCIe slot needs to exist for PC upgrades TRD needs to extend fibers 6

A. KlugeFeb 18, 2015 AMC40/PCI40 (J.P. Chachemiche) AMC40 fully tested for LHCb needs ATCA mother card: only two were made PCI40 in layout stage change to PCI40 in order to profit from PC processor memory  no memory on PCI40 board PCI40 can profit from better performing power supply/cooling  higher FPGA processor performance Advice: develop FPGA firmware before hardware is chosen 7

A. KlugeFeb 18, 2015 Performance of cluster finder (T. Alt/H. Engel) Processing performance in FPGA processor is by far higher than in CPU (750 Xeon E5 core = 1 FPGA)  move cluster finder in FPGA processor 30 cluster finders fit in one modern FPGA Use high level languages Consider commercial developments 8

A. KlugeFeb 18, 2015 CRU for ALICE TPC (C. Lippmann) Pad ordering is memory demanding (neither AMC40 nor PCI40 has external memory) TPC needs to assess the amount of memory needed (the need to add hardware memory on AMC40/PCI40 might arise) 9

A. KlugeFeb 18, 2015 CRU Summary Argument towards PCI40 is performance in FPGA due to better power supply/cooling Common solution between LHCb & ALICE is an important plus Modification of PCI40 for ALICE might be needed if we need PCI40 with memory Commercial solution is of interest if there were a large supplier with solution fulfilling requirements and long term support 10

A. KlugeFeb 18, 2015 CRU Summary Proposal Limited time available prototype required in 2016  move base line to PCI40 (O2 believes the risk is acceptable)  O2/HLT studies processing needs  TPC studies processing/memory needs  verify (O2/TPC) whether additional FPGA processor can be suppressed  at the same time we have open the possibility of commercial production of PCI40 or equivalent 11

A. KlugeFeb 18, 2015 PCI hardware implementation options 4 options PCI40 PCI40 with memory PCI40 + FPGA processor commercial TPC needs to find out whether it can be implemented in FPGA any possible hardware modification needs to be done from now on Ken Oyama starts working on this topic 12

A. KlugeFeb 18, 2015 Summary CRU baseline PCI40 development program is dependent on TPC needs input from TPC is needed 13