Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.

Slides:



Advertisements
Similar presentations
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
Advertisements

Review for Exam 2 Using MUXs to implement logic
Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
XFEL 2004 at SLAC m. ferianis Synchronization and phase monitoring: recent results at ELETTRA Synchronization experiment using light sources currently.
Designing Sequential Logic Circuits
Flip-Flops, Registers, Counters, and a Simple Processor
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
Digital Logic Design Lecture # 17 University of Tehran.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
SYSTEM CLOCK Clock (CLK) : input signal which synchronize the internal and external operations of the microprocessor.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Output to accelerator area drive laser: MHz, sync’d to master RF = 1064 nm ~7 ps pulses ~10 watts average (~120 nJ/pulse) chopper wheel: ~100Hz,
Parallel I/O Interface Memory CPUI/OTransducer Actuator Output Device Input Device Parallel Interface Microprocessor / Microcontroller Direct memory access(DMA)
#1#1 Write the equation of the line that passes through the points: #3#3 Write the equation of the line that passes through (8,2) and has the same x-intercept.
Timepix Studies: Medipix Collaboration Summary and More Timewalk Plots Alessandra Borgia Marina Artuso Syracuse University Group Meeting – Thursday 20.
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Chopper Testing 8/3/06. Chopper Information We chose to use the Thorlabs chopper with two 7-slot wheels offset to give approximately 728μs (18.7º) of.
Range Measurement Unit Messenger Mercury Laser Altimeter Basic Familiarization.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 17: Static Sequential Circuits Mary Jane Irwin.
ISUAL Sprite Imager Electronic Design Stewart Harris.
PIT: Programmable Interval Timer
Polarized Source Development Run Results Riad Suleiman Injector Group November 18, 2008.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Parity Quality Beam (PQB) Study Injector Group November 10, 2008.
CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 17: Static Sequential Circuits Mary Jane Irwin.
PIT Programming Examples Working with the modes of PIT.
3-CELL TEST RESULTS & 9-CELL PLAN Howie Pfeffer 11/13/13.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
The PITZ Timing System Frank Tonisch DESY - Zeuthen.
Shutter Inspection and Testing for new Teflon coated blades.
Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.
8114A Overview. 8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
Parity Quality Beam (PQB) Study Injector Group September 2008.
DEPT OF MODERN PHYSICS, USTC Electronics System of MC IHEP, Beijing ___________________________________________ Muon Group, USTC, Hefei.
Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,
© BYU 11b MSFF Page 1 ECEn 224 MSFF Master/Slave Flip Flops.
FADC Time Study EJ, HD 10/09. Purpose: to test Hai Dong’s firmware implementation of Indiana U. timing algorithm NOT meant to be a definitive study of.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
ESS Timing System Prototype 2012 Miha Reščič, ICS
575 Features Overview. Existing Features ► System Modes ► Independent Channel Modes ► System Gating ► Channel Gating ► External Trigger ► Channel Multiplexing.
Flip Flops Engr. Micaela Renee Bernardo. A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. Latches.
Computer Architecture: Intro Lecture 7- Enhancing performance via pipelining; ASMs as an alternative SM design tool J. Schmalzel S. Mandayam.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
Beam time structures 1 At any particular instance of time there will be only one kind of beam in the MI. It will be either protons or anti-protons. The.
Chapter 6 Analysis of Sequential Systems Sequential Memory Feedback.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
Module 8 Tutorial  An 8086 system is used for controlling the speed of a motor. The motor can operate at 5 different speeds (1- 5).  The speed.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
Date of download: 9/18/2016 Copyright © 2016 SPIE. All rights reserved. Schematic of the OPCPA laser system at Sandia National Laboratories. A stretched.
Mini-workshop on Laser pulse – shaping Zeuthen ( ) Online observation of pulse energy.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
E- source R&D update ILC source laser project Faraday rotation experiment A. Brachmann 05/07/07 SLAC R&D meeting.
SEQUENTIAL LOGIC -II.
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
UITF MPS system requirements
Test plan of ESS HB elliptical cavity
Electrical System P09045: Membrane Characterization Test Stand
SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.
Kansas Light Source Laser System J. R. Macdonald Laboratory
1) Latched, initial state Q =1
UITF Conduct of Operations Review
CBETA bunch pattern and BPM trigger generator Version 2
FAN3180 Single 2-A Gate Driver with 3.3-V 15-mA LDO
Presentation transcript:

Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train every turn. Stanford DG535 (Repetition Rate) This unit sets the macropulse repetition rate by inhibiting the 100 Hz timing signal from the chopper wheel Quantum Composer 8-Channel timing unit This unit is triggered by the Repetition Rate DG535, and takes a clock input from the MHz RF reference. On triggering, it waits for the next RF clock cycle, then cascades trigger signals to the Mechanical Shutter (selecting a specific macropulse), and to the Macropulse Length DG535 to set the macropulse length. Additional trigger signals are provided to the rack room and the TW laser. Mechanical Shutter The mechanical shutter selects specific macropulses from the 100 Hz macropulse train to define the 1, 2, 5, 10 or 20 Hz repetition rate Stanford DG535 (Macropulse Length) This unit provides trigger to the Pockels cell driver to define the macropulse length AΠBAΠB

Quantum Composers Timing Unit Settings Sync.ChannelWidthDelayPolOutputMode Wait PulsesDriving Alternative for ‘other’ chopper sensor location T0T0 'A'140 us0 msAct highTTL/CMOSNormal0Main RF trigger (via #1 on roof feed-thru box) ‘A’'B'4 ms24.8 msAct highTTL/CMOSNormal0Mechanical chopper4.5 ms / 4.0 ms T0T0 'C'Act highTTL/CMOSNormal0Not used (suspected faulty) T0T0 'D'15 us msAct highTTL/CMOSNormal0Trigger to DG ms / 150  s T0T0 'E'100 us20 msAct highTTL/CMOSNormal0Feed to rack room (via #7 on roof feed-thru box) T0T0 'F'Act highTTL/CMOSNormal0 T0T0 'G'Act highTTL/CMOSNormal0Streak Camera trigger T0T0 'H'Act highTTL/CMOSNormal0Macropulse repetition rate Gate: Mode (Chan Menu) – Source Ext. w/PLL; Level V; Rate MHz; Level V; Ref. out - To pulse; Ext. Opt. - Force OFF; T 0 clock rate Trig: Mode – Triggered; Level – 1.00 V; Edge – Rising Edge

DG535 Unit Settings: Macro Pulse Repetition Rate ChannelDelayDriving ‘EXT’ 'A'A = T + 0 'B'B = T Quantum Composers Master Timing Unit 'C'C = T ms delay, specify 10 Hz repetition rate 'D'D = C + 0Trigger to DG535 ‘A-B'14 usA-B Signal triggers Quantum Composers unit at macropulse repetition rate This setup is no longer valid as the QC9530 is providing a timing-inhibit function to set the macropulse repetition rate

DG535 Unit Settings: Macro Pulse Length (Pockels Cell) ChannelDelayDriving 'A'A = T Trigger onset delay 'B'B = A Macro Pulse length (example shows 10 ns) 'C'C = T + 0 'D'D = T Trigger to rack room feedthrough #3 for the BPM system T0T0 Trigger to rack room feedthrough #4 Trig: Ext.; Threshold = V; Slope (+/-) = +; Trigger term = High Z Output: AB; AB & -AB Loads = High Z; AB: TTL