ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (COordinate Rotation DIgital Computer) For Advanced VLSI and VLSI Signal Processing.

Slides:



Advertisements
Similar presentations
Cost-Effective Pipeline FFT/IFFT VLSI Architecture for DVB-H System Present by: Yuan-Chu Yu Chin-Teng Lin and Yuan-Chu Yu Department of Electrical and.
Advertisements

Area-Effective FIR Filter Design for Multiplier-less Implementation Tay-Jyi Lin, Tsung-Hsun Yang, and Chein-Wei Jen Department of Electronics Engineering.
ELEC692 VLSI Signal Processing Architecture Lecture 9 VLSI Architecture for Discrete Cosine Transform.
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh,
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Why Systolic Architecture ? VLSI Signal Processing 台灣大學電機系 吳安宇.
VLSI Arithmetic Adders Prof. Vojin G. Oklobdzija University of California
Copyright 2008 Koren ECE666/Koren Part.9b.1 Israel Koren Spring 2008 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer.
Digital Kommunikationselektronik TNE027 Lecture 3 1 Multiply-Accumulator (MAC) Compute Sum of Product (SOP) Linear convolution y[n] = f[n]*x[n] = Σ f[k]
Distributed Arithmetic: Implementations and Applications
Introduction to CMOS VLSI Design Datapath Functional Units
Copyright 2008 Koren ECE666/Koren Part.6a.1 Israel Koren Spring 2008 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU A New Algorithm to Compute the Discrete Cosine Transform VLSI Signal Processing 台灣大學電機系.
Prepared by: Hind J. Zourob Heba M. Matter Supervisor: Dr. Hatem El-Aydi Faculty Of Engineering Communications & Control Engineering.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Multirate Processing of Digital Signals: Fundamentals VLSI Signal Processing 台灣大學電機系 吳安宇.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Lecture 18: Datapath Functional Units
Introduction to Adaptive Digital Filters Algorithms
Chapter 6-2 Multiplier Multiplier Next Lecture Divider
A Bit-Serial Method of Improving Computational Efficiency of Dot-Products 1.
Department of Computer Systems Engineering, N-W.F.P. University of Engineering & Technology. DSP Presentation Computing Multiplication & division using.
Reconfigurable Computing - Multipliers: Options in Circuit Design John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on.
Advanced VLSI Design Unit 05: Datapath Units. Slide 2 Outline  Adders  Comparators  Shifters  Multi-input Adders  Multipliers.
Copyright © 2001, S. K. Mitra Digital Filter Structures The convolution sum description of an LTI discrete-time system be used, can in principle, to implement.
Fast Memory Addressing Scheme for Radix-4 FFT Implementation Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Xin Xiao, Erdal Oruklu and.
June 2007 Computer Arithmetic, Function EvaluationSlide 1 VI Function Evaluation Topics in This Part Chapter 21 Square-Rooting Methods Chapter 22 The CORDIC.
Area: VLSI Signal Processing.
Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (Coordinate rotation digital computer) Ref: Y. H. Hu, “CORDIC based VLSI architecture.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Case Study: Single-path Delay Feedback FFT Speaker: Yu-Min.
Applications of Distributed Arithmetic to Digital Signal Processing:
CORDIC Algorithm COordinate Rotation DIgital Computer Method for Elementary Function Evaluation (e.g., sin(z), cos(z), tan -1 (y)) Originally Used for.
CORDIC-Based Processor
Speaker: Darcy Tsai Advisor: Prof. An-Yeu Wu Date: 2013/10/31
Recursive Architectures for 2DLNS Multiplication RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR 11 Recursive Architectures for 2DLNS.
Chapter 6 Discrete-Time System. 2/90  Operation of discrete time system 1. Discrete time system where and are multiplier D is delay element Fig. 6-1.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Multirate Processing of Digital Signals (II): Short-Length FIR Filter VLSI Signal Processing.
Reconfigurable Computing - Options in Circuit Design John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound,
ELEC692 VLSI Signal Processing Architecture Lecture 12 Numerical Strength Reduction.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Brief Overview of Residue Number System (RNS) VLSI Signal Processing 台灣大學電機系 吳安宇.
EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.
FFT VLSI Implementation
Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,
VLSI SP Course 2001 台大電機吳安宇 1 Why Systolic Architecture ? H. T. Kung Carnegie-Mellon University.
AN ENHANCED LOW POWER HIGH SPEED ADDER FOR ERROR TOLERANT APPLICATIONS BY K.RAJASHEKHAR, , VLSI Design.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
CSE 575 Computer Arithmetic Spring 2003 Mary Jane Irwin (www. cse. psu
Robust Low Power VLSI R obust L ow P ower VLSI CORDIC Implementation for a battery-less Body sensor Node L. Patricia Gonzalez G. Dept. of Electrical Engineering,
CORDIC (Coordinate rotation digital computer)
CORDIC (Coordinate rotation digital computer)
DIGITAL SIGNAL PROCESSING ELECTRONICS
UNIVERSITY OF MASSACHUSETTS Dept
Advanced Wireless Networks
Adaptation Behavior of Pipelined Adaptive Filters
Brief Overview of Residue Number System (RNS)
A New Approach to Pipeline FFT Processor
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
Unconventional Fixed-Radix Number Systems
Applications of Distributed Arithmetic to Digital Signal Processing:
UNIVERSITY OF MASSACHUSETTS Dept
Chapter 6 Discrete-Time System
UNIVERSITY OF MASSACHUSETTS Dept
UNIVERSITY OF MASSACHUSETTS Dept
C Model Sim (Fixed-Point) -A New Approach to Pipeline FFT Processor
UNIVERSITY OF MASSACHUSETTS Dept
Real time signal processing
Booth Recoding: Advantages and Disadvantages
FFT VLSI Implementation
Speaker: Chris Chen Advisor: Prof. An-Yeu Wu Date: 2014/10/28
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
Applications of Distributed Arithmetic to Digital Signal Processing:
Presentation transcript:

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (COordinate Rotation DIgital Computer) For Advanced VLSI and VLSI Signal Processing Major Reference: Y. H. Hu, “CORDIC-based VLSI architectures for digital signal processing,” IEEE Signal Processing Mag., pp.16-35, July /9/25

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 2 台灣大學 吳安宇 教授 Outline  Introduction  Conventional CORDIC Algorithm  Enhancement of CORDIC  MVR-CORDIC Algorithm  EEAS-Based CORDIC Algorithm  Vector Rotational CORDIC Family

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 3 台灣大學 吳安宇 教授 Introduction  Vector rotation is the kernel of various digital signal processing (DSP) applications, including  Digital filters:  Orthogonal digital filters, and adaptive lattice filters.  Linear transformation:  DFT, Chirp-Z transform, DHT, and FFT.  Matrix-based digital signal processing algorithms:  QR factorization, with applications to Kalman filtering and QR decomposition (QRD) based adaptive filtering.  Linear system solvers  such as Toeplitz and covariance system solvers,……,etc.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 4 台灣大學 吳安宇 教授 Rotational Operation (x in,y in ) (x out,y out )  Each vector rotation takes 4 multiplications and 2 additions

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 5 台灣大學 吳安宇 教授 Digital Lattice Filter  Low-sensitivity to coefficient quantization error  Smaller dynamic range

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 6 台灣大學 吳安宇 教授 Normalized Lattice Section  Givens Rotation

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 7 台灣大學 吳安宇 教授 Fast Fourier Transformation

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 8 台灣大學 吳安宇 教授 Fast Fourier Transformation  Twiddle factor

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 9 台灣大學 吳安宇 教授 Outline  Introduction Conventional CORDIC Algorithm  Enhancement of CORDIC  MVR-CORDIC Algorithm  EEAS-Based CORDIC Algorithm  Vector Rotational CORDIC Family

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 10 台灣大學 吳安宇 教授 Basic Concept of CORDIC Operation  To decompose the desired rotation angle (θ) into the weighted sum of a set of predefined elementary rotation angles (θ(i), I=0,1,2,…W)  Such that the rotation through each of them can be accomplished with simple shift-and-add operation.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 11 台灣大學 吳安宇 教授 Conventional CORDIC Algorithm   where

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 12 台灣大學 吳安宇 教授 Conventional CORDIC Algorithm  Ease-to-implementation (shift-and-add only)

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 13 台灣大學 吳安宇 教授 Elementary Angle Set of Conventional CORDIC Conventional CORDIC with N = W =8

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 14 台灣大學 吳安宇 教授 Conventional CORDIC Algorithm  Example:  Rotation angle:  =  /8 = Sequentially performing of sub-angles, a(i) V(2) V(0) V(1) V(3) V(4)

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 15 台灣大學 吳安宇 教授 Generalized CORDIC V(2) V(0) V(1) V(3) V(4) Circular Linear V(1) V(3) Hyperbolic V(0) V(1) V(2) m  0, Linear system ; m=1, Circular system ; m=-1, Hyperbolic system.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 16 台灣大學 吳安宇 教授 Summary of CORDIC Algorithm  Both micro-rotation and scaling phases

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 17 台灣大學 吳安宇 教授 Modes of CORDIC Operations θ Rotational Sequence = sign of z(i)  Vector rotation mode (θ is given)  The objective is to compute the final vector  Usually, we set z(0)= θ after the N-th iteration

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 18 台灣大學 吳安宇 教授 Usage of Vector Rotation Mode  In below situations, one may choose to evaluate angle by computing the rotational sequence in advance (off-line).  For many DSP problem,, is know in advance (e.g., twiddle factor)  The same will be used over and over.  Store the corresponding set of, instead of, in the memory.  A particular advantage is that there will be no need to implement the angle updating formula resulting in a one-third cost saving of hardware.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 19 台灣大學 吳安宇 教授 Modes of Operations (cont’d)  Angle accumulation mode (θ is not given)  Objective is to rotate the given initial vector back to x-axis, and the angle can be accrued.  Set z(0) = 0;  Rotational Sequence  i = - sign x(i)y(i) θ V(0) V(1) X-axis

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 20 台灣大學 吳安宇 教授 Rotational Sequence v.s.  The selection criteria for are:  Note that the set of can be regard as an alternative representation of the rotation angle.  Hence, even in the angle accumulation mode, often it is not necessary to explicitly compute

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 21 台灣大學 吳安宇 教授 Basic processor for Micro-Rotation X(i)Y(i) X-RegY-Reg +/- Barrel shifter X(i+1) Y(i+1) mux X-Reg Y-Reg Z-reg Z(i+1) a(1) a(0) a(N-1)

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 22 台灣大學 吳安宇 教授 Scaling Operation  Scaling operation is used to maintain the “norm” of the original vector

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 23 台灣大學 吳安宇 教授 Conventional Scaling Operation

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 24 台灣大學 吳安宇 教授 Selective Scaling Operation  Combine Type-I and Type-II scaling operation by featuring  Complementary distribution  Off-line operation

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 25 台灣大學 吳安宇 教授 Basic processor for Scaling Operation X(n)Y(n) X(n) Y(n) +/- Barrel shifter X-Reg Y-Reg

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 26 台灣大學 吳安宇 教授 Advantages and disadvantages - Simple Shift-and-add Operation. (2 adders+2 shifters v.s. 4 mul.+2 adder) -Small area. -It needs n iterations to obtain n-bit precision. -Slow carry-propagate addition. -Area consuming shifts (Barrel Shifter)

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 27 台灣大學 吳安宇 教授 Enhancement of CORDIC  Architecture  Pipelined Architecture  Faster Adder (CSA)  Algorithm  Radix-4 CORDIC  MVR-CORDIC  EEAS-CORDIC

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 28 台灣大學 吳安宇 教授 Pipelined architecture  Expand folded CORDIC processor to achieve the pipelined architecture  Shifting can be realized by wiring

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 29 台灣大學 吳安宇 教授 Faster Adder (CSA) sign Ripple Adder and its sign calculation carry sum CSAVMA and its sign calculation carry sum sign

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 30 台灣大學 吳安宇 教授 Critical Path of CSA  In on-line approach, we want to get sign bit as soon as possible !  Redundant Number System to be used to obtain the sign bit quickly sign CSAVMA sign CSAVMA RNS

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 31 台灣大學 吳安宇 教授 Radix-4 CORDIC  Reduce Iteration Numbers  High radix CORDIC.(e.g. Radix-4, Radix-8)  1 stage of Radix-4 = two stages of Radix-2  Faster computation at higher cost  Employ the Radix-4 micro-rotations to  Reduce the stage number.  But K m may not be constant.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 32 台灣大學 吳安宇 教授 Outline  Introduction  Conventional CORDIC Algorithm  Enhancement of CORDIC Modified Vector Rotation (MVR)-CORDIC Algorithm  EEAS-Based CORDIC Algorithm  Vector Rotational CORDIC Family

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 33 台灣大學 吳安宇 教授 Modification of CORDIC Algorithm  Skip some micro-rotation angles  For certain angles, we can only only reduce the iteration number but also improve the error performance.  For example,  =  /4 Conventional CORDIC MVR-CORDIC  m = 7.2*10 -3  m = 0

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 34 台灣大學 吳安宇 教授 Modification of CORDIC Algorithm  Repeat some micro-rotation angles  Each micro-rotation angle can be performed repeatedly  For example,  =  /2: execute the micro-rotation of a(0) twice  Confine the number of micro-rotations to R m  In conventional CORDIC, number of iteration=W  In the MVR-CORDIC, R m << W  Hardware/timing alignment

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 35 台灣大學 吳安宇 教授 Modification of CORDIC Algorithm  With above three modification where  s(i)  {0, 1, 2, …, W} is the rotational sequence that determines the micro-rotation angle in the i th iteration   (i)  {-1, 0,1} is the directional sequence that controls the direction of the i th micro-rotation

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 36 台灣大學 吳安宇 教授 Elementary Angle Set of Conventional CORDIC Conventional CORDIC with N = W =8

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 37 台灣大學 吳安宇 教授 Constellation of Reachable Angles (a) Conventional CORDIC with N = W =4 (b) MVR-CORDIC with W =4 and R m =3

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 38 台灣大學 吳安宇 教授 Summary of MVR-CORDIC Algorithm  Both micro-rotation and scaling phases

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 39 台灣大學 吳安宇 教授 VLSI Architecture  Iterative structure

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 40 台灣大學 吳安宇 教授 Outline  Introduction  Conventional CORDIC Algorithm  Enhancement of CORDIC  MVR-CORDIC Algorithm EEAS-Based CORDIC Algorithm  Vector Rotational CORDIC Family

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 41 台灣大學 吳安宇 教授 Extended Elementary Angle Set (EEAS)  Apply relaxation on EAS of  EAS is comprised of arctangent of single singed- power-of-two (SPT) term  Effective way to extend the EAS is to employ more SPT terms

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 42 台灣大學 吳安宇 教授 Example of EAS and EEAS Example of elementary angles of (a) EAS S 1, (b) EEAS S 2, with wordlength W=3.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 43 台灣大學 吳安宇 教授 Constellation of EEAS Constellation of elementary angles of (a) EAS S 1, (b) EEAS S 2, with wordlength W=8.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 44 台灣大學 吳安宇 教授 Summary of EEAS Scheme  Both micro-rotation and scaling phases

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 45 台灣大學 吳安宇 教授 VLSI Architecture  Iterative structure for one-stage rotational operation

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 46 台灣大學 吳安宇 教授 Comparison of Rotation Schemes Comparison of existing approaches/algorithms performing vector rotation in 2D plane, where the wordlength, W, is 16. Hardware Requirement Full Adder (FA) Count SQNR Performance Direct Implementation Conventional CORDIC Algorithm Angle Recoding (AR) Technique (R m =6, R s =6) EEAS-based CORDIC Algorithm (R m =2, R s =2) 4 Multipliers, 2 Adders About 43 Adders 24 Adders 16 Adders 1, dB 97.4dB 93.3dB 95.1dB

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 47 台灣大學 吳安宇 教授 Outline  Introduction  Conventional CORDIC Algorithm  Enhancement of CORDIC  MVR-CORDIC Algorithm  EEAS-Based CORDIC Algorithm Vector Rotational CORDIC Family

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 48 台灣大學 吳安宇 教授 Family of Vector Rotational CORDIC Algorithm

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 49 台灣大學 吳安宇 教授 Set Diagram of VR CORDIC Family  Relationship among members in Vector Rotational (VR) CORDIC family can be represented as

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 50 台灣大學 吳安宇 教授 Angle Quantization  Approximation is applied on “ANGLE”  Decompose target angle into sub-angles

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 51 台灣大學 吳安宇 教授 Angle Quantization (Cont.)  Two key design issues in AQ process 1)Determine (construct) the sub-angle, and each sub-angle needs to be easy-to-implementation in practical implementation. 2)How to combine sub-angles such that angle quantization can be minimized.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 52 台灣大學 吳安宇 教授 Angle Quantization (Cont.)  AQ process is conceptually similar to Sum-of-Power- ot Two (SPT) quantization

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 53 台灣大學 吳安宇 教授 Angle Quantization (Cont.)  Correspondences between AQ process and SPT (CSD) quantization process

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 54 台灣大學 吳安宇 教授 Conclusion  Rotational Engine plays an important role in modern DSP systems  The conventional CORDIC is an interesting idea to reduce VLSI hardware cost in implementing the rotation operation (as well as other arithmetic operations).  The idea of Angle Quantization is firstly introduced in Ref. [4,5]. It is analogous to the SPT concept in quantizing floating-point numbers.  Most CORDIC-related algorithms can be explained using the AQ design framework

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU pp. 55 台灣大學 吳安宇 教授 Reference 1.Y.H. Hu,, “CORDIC-based VLSI architectures for digital signal processing”, IEEE Signal Processing Magazine, Vol. 9, Issue: 3, pp , July E. Antelo, J. Villalba, J.D. Bruguera, and E.L. Zapata,” High performance rotation architectures based on the radix-4 CORDIC algorithm”, IEEE Transactions on Computers, Vol. 46, Issue: 8, Aug C.S Wu and A.Y. Wu, “Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture”, IEEE Trans. Circuits and systems-II: analog and digital signal processing, vol. 48, No. 6, June A.Y. Wu and C.S. Wu, “A unified design framework for vector rotational CORDIC family based on angle quantization process”, In Proc. of 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 2, pp A. Y. Wu and Cheng-Shing Wu, “A Unified View for Vector Rotational CORDIC Algorithms and Architectures based on Angle Quantization Approach,” in IEEE Trans. Circuits and Systems Part-I: Fundamental Theory and Applications, vol. 49, no. 10, pp , Oct C. S. Wu and A. Y. Wu, “A novel trellis-based searching scheme for EEAS- based CORDIC algorithm” In Proc. of 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 2, pp