The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

Slides:

Advertisements

Similar presentations

Static CMOS Circuits.

Advertisements

CMOS Logic Circuits.

Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.

ECE 3130 – Digital Electronics and Design

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)

ECE 424 – Introduction to VLSI

Computer Science 210 Computer Organization Clocks and Memory Elements.

ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Chapter 6 –Selected Design Topics Part 2 – Propagation Delay and Timing Logic and Computer Design Fundamentals.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.

EEL-6167 VLSI DESIGN SPRING 2004 TERM PROJECT Mirror Circuits: Design and Simulation Craig Chin Miguel Alonso Jr.

A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.

Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 331 – Digital System Design.

ISLAMIC UNIVERSITY OF GAZA Faculty of Engineering Computer Engineering Department EELE3321: Digital Electronics Course Asst. Prof. Mohammed Alhanjouri.

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.

10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.

Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.

Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 301 – Digital Electronics.

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.

CIS 6001 Gates Gates are the building blocks for digital circuits Conventions used is high voltage = 1 and ground = 0 Inverter and NOT Gate are two terms.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 3 ASIC.

Digital logic families

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 11 – Design Concepts.

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

Gheorghe M. Ştefan

Ch 10 MOSFETs and MOS Digital Circuits

Logic gates & Boolean Algebra. Introduction Certain components (called logic elements) of the computer combine electric pulses using a set of rules. Electric.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.

Chapter 07 Electronic Analysis of CMOS Logic Gates

ECE122 – Digital Electronics & Design

Elementary Combinational Circuits Introduction Combinational circuits are built from logic gates Can realize arbitrary logical functions Goal is to design.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.

1.0 INTRODUCTION  Characteristics of the active electronic components that determine the internal construction and operation of electronic circuitry.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.

ELECTRICA L ENGINEERING Principles and Applications SECOND EDITION ALLAN R. HAMBLEY ©2002 Prentice-Hall, Inc. Chapter 12 Field-Effect Transistors Chapter.

Module 2 : Behavioral modeling TOPIC : Modeling a Digital pulse UNIT 1: Modeling and Simulation.

Designing of a D Flip-Flop Final Project ECE 491.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.

1 Inverter Layout. 2 TX Gate: Layout VDD VSS VO Vi C CCC For data path structure P+ N+

Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: CMOS Design.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.

Solid-State Devices & Circuits

Department of Electrical and Computer Engineering University of Minnesota Presenter: Chi-Yun Cheng Digital Logic with Molecular Reactions.

Physical Properties of Logic Devices Technician Series Created Mar

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,

Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.

Lecture No. 2 Computer Logic Design. Binary Digits The two state number system is called binary. Its two digits are 0 and 1 A binary digit is called a.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Circuit Timing.

Waveform 1.1 Basic Digital Waveform Parameters 1 Paul Godin Updated December 2014.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Latches & Flip-flops.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab2 Adders & Multiplexers.

Basic Gates and ICs 74LS00 Quad 2-Input NAND gate 74LS02 Quad 2-Input NOR gate 74LS04 Quad 2-Input NOT gate 74LS08 Quad 2-Input AND gate 74LS32 Quad 2-Input.

ECE 3130 Digital Electronics and Design

Eng. Mai Z. Alyazji October, 2016

ECE 3130 Digital Electronics and Design

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Waveforms & Timing Diagrams

KS4 Electricity – Electronic systems

Presentation transcript:

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate design using CMOS Jason Woytowich Ritu Bajpai Modified September 11, 2007

Propagation Delay Propagation Delay is the amount of time it takes a change of input to appear as a change on the output. Propagation Delay is measured from the 50% point on the input signal to the 50% point on the output. Input Output t pHL

Transition time High-low and low high transition times at the output of a gate are defined as t HL and t LH between the 10% and 90% points. t LH 10% 90% t HL 10% 90%

Gate Delay The load capacitance severely affects the gate delay. Inv1 Inv2

SCMOS Library Scalable CMOS Library Contains (just about) every digital logic component you need to build anything. And, Or, Xor, Nand, Nor, Xnor, Inv, Buf, Flip-flops, Pads, Capacitors, Resistors Each of these components has a specific layout mapped to it. It does not layout individual transistors.

Objective for our simulation Create a NAND gate using p and n MOSFET and testing its performance. Testing the performance of a NAND gate from SCMOS library. Comparing the performance of the two NAND gates.

Note the parameters W=22u and L=2u

Note: In order of appearance the values inside the brackets are lower pulse voltage, higher pulse voltage, pulse delay, rise time, fall time, pulse width, pulse period.

t pHL

t pLH

Analysis/Result Record the rise time and fall time of both the NAND gates. Is the rise time and fall time of each gate same, if no then why? Is the rise time and fall time of both the gates similar to each other, if no then what could be the probable reasons for the difference?

Analysis/Result Repeat the simulation to create a NOR gate using CMOS. In the test circuit, replace your NOR gate by the NOR gate in SCMOS library. Record the waveform in the two cases and make the similar observations as you made for NAND gate.