P1450.4 Test Program Flow Assumptions Flow constructs are owned / developed / implemented by Test or Test Development (TD) Engineering group Usually TD.

Slides:



Advertisements
Similar presentations
STMicroelctronics Laroussi Bouzaida Central R&D/ Test Solutions Department Mgr Crolles - France STIL-based D2T Flow.
Advertisements

Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,
1 System Level Verification of OCP-IP based SoCs using OCP-IP eVC Himanshu Rawal eInfochips, Inc.,4655 Old Ironsides Drive, Suite 385,Santa Clara, CA
Standard Interfaces for FPGA Components Joshua Noseworthy Mercury Computer Systems Inc.
Systematic method for capturing “design intent” of Clock Domain Crossing (CDC) logic in constraints Ramesh Rajagopalan Cisco Systems.
TIMING CLOSURE IN SYSTEM-ON-CHIP ERA Sam Appleton, CEO CONFIDENTIAL.
Software Frame Simulator (SFS) Technion CS Computer Communications Lab (236340) in cooperation with ECI telecom Uri Ferri & Ynon Cohen January 2007.
NESSTAR Limitedw w w. n e s s t a r. c o m DDI-Publishing Made Easy- the Nesstar Way Jostein Ryssevik Nesstar Ltd.
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
Copyright 2002 Prentice-Hall, Inc. Chapter 4 Automated Tools for Systems Development 4.1 Modern Systems Analysis and Design Third Edition.
Design For Verification Synopsys Inc, April 2003.
~ EDA lab ~ Interconnect Verification for SOC Jing-Yang Jou Department of Electronics Engineering National Chiao Tung University Hsinchu, Taiwan
Chapter 01 An Overview of VLSI
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
Page 1 Building Reliable Component-based Systems Chapter 18 - A Framework for Integrating Business Applications Chapter 18 A Framework for Integrating.
The Effect of Data-Reuse Transformations on Multimedia Applications for Different Processing Platforms N. Vassiliadis, A. Chormoviti, N. Kavvadias, S.
FACULTY OF ENGINEERING DEPARTMENT OF CIVIL ENGINEERING SPRING SEMESTER ASSOC.PROF.DR. İBRAHİM YİTMEN CIVL 498 IMPLEMENTATION OF IT IN CONSTRUCTION.
Supplement 02CASE Tools1 Supplement 02 - Case Tools And Franchise Colleges By MANSHA NAWAZ.
Foundation and XACTstepTM Software
Educational Computer Architecture Experimentation Tool Dr. Abdelhafid Bouhraoua.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 1 Roadmap to an IEPD What do developers need to do?
The Chip Set. At one time, most of the functions of the chipset were performed by multiple, smaller controller chips Integrated to form a single set of.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
CSE301 University of Sunderland Harry R Erwin, PhD
IAY 0600 Digital Systems Design
ON LINE TEST GENERATION AND ANALYSIS R. Šeinauskas Kaunas University of Technology LITHUANIA.
Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation Shady Copty, Itai Jaeger(*), Yoav Katz, Michael Vinov IBM Research.
EUDET Report - MICELEC Activities Design Tools Status.
ENG6090 Reconfigurable Computing Systems Hardware Description Languages Part 6: Configurations.
1. Validating Wireless Protocol Conformance Test Cases Amresh Nandan Paresh Jain June 2004.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
SpaceWire Plug-and-Play: A Roadmap Peter Mendham, Albert Ferrer Florit, Steve Parkes Space Technology Centre, University of Dundee 1.
1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.
MDHT Architecture Diagram Rama Ramakrishnan 1. Introduction The intent is to capture the high level architecture of the MDHT. The following diagrams are.
DEV337 Modeling Distributed Enterprise Applications Using UML in Visual Studio.NET David Keogh Program Manager Visual Studio Enterprise Tools.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
Information Systems Engineering. Lecture Outline Information Systems Architecture Information System Architecture components Information Engineering Phases.
Test and Test Equipment Joshua Lottich CMPE /23/05.
STIL Support IMS Design and Test Software, Oct 2002.
©2011 Gary Smith EDA, Inc.All Rights Reserved. Reality and Responsibility in the EDA Market (EDP 2011) ©2011 Gary Smith EDA, Inc.All Rights Reserved.
Slide 1Reproduction prohibited without permission from Computas AS © METIS An Open Architecture Toolkit ADM and ADML support Don Hodge Principle Knowledge.
November 25, 2015 © IBM Corporation Unified Method Framework (UMF) RMC Reference Architecture Overview Kelli Houston
Cmpe 589 Spring 2006 Lecture 2. Software Engineering Definition –A strategy for producing high quality software.
2D/3D Integration Challenges: Dynamic Reconfiguration and Design for Reuse.
Chapter 4 Automated Tools for Systems Development Modern Systems Analysis and Design Third Edition 4.1.
OIO-Desktop Applikationsarkitektur. Repository Ontology/ taxonomy Semantic Def Data Def Message Def Service Def WSDL XML schema FlowModelClarify Manager.
Introduction to VHDL Coding Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.
Motivation FACE architecture encourages modularity of components on data boundaries Transport Services Segment interface is centered on sending and receiving.
Enterprise Systems Modeling EGN 5623 Enterprise Systems Optimization Fall, 2012.
UTA/ARRI. Enterprise Engineering for The Agile Enterprise Don Liles The University of Texas at Arlington.
(1) Code Walkthrough robocode-pmj-dacruzer Philip Johnson Collaborative Software Development Laboratory Information and Computer Sciences University of.
Modules. Modules Modules are the highest level program organization unit, usually correspond to source files and serve as libraries of tools. Each file.
The Effect of Data-Reuse Transformations on Multimedia Applications for Application Specific Processors N. Vassiliadis, A. Chormoviti, N. Kavvadias, S.
Design with Vivado IP Integrator
V7 Foundation Series Vignette Education Services.
© 2009 Artisan Software Tools. All rights reserved. Testing Solutions with UML/SysML Andrew Stuart, Matthew Hause.
Two New UML Diagram Types Component Diagram Deployment Diagram.
LECTURE 4: Chapter 4: The Enhanced E-R Model
Software Development, Quality and Documentation Tool
IEEE 1450 Working Group - A Status Report -
Andes Technology Innovate SOC ProcessorsTM
ENG3050 Embedded Reconfigurable Computing Systems
Overview of Embedded SoC Systems
IP – Based Design Methodology
الاسبوع الإرشادي.
Software Development, Quality and Documentation Tool
STIL P1450.4: A Standard for Test Flow Specification
Design.
Presentation transcript:

P Test Program Flow Assumptions Flow constructs are owned / developed / implemented by Test or Test Development (TD) Engineering group Usually TD engineering has developed test methodologies for specific IC capabilities Test methodologies can / should have “libraries” or templates of TestMethods and flows to apply the standard suite of tests for given IC capabilities Reuse and pre-defined test sets are common and desired by TD engineering

Test Program Flow Constructs Organization Top-level STIL Constructs –TestMethod definitions –TestModule definitions –SubFlowModule definitions –Entry Objects definitions “Environment-level constructs –Top-level TestProgram “container” –EntryPoint declarations or references –Flow hierarchy references

Diagram of Flow Constructs within STIL EntryPoint defs TestMethod defs TestModule and SubFlowModule defs STIL constructs/defs Environment TestProgram “Char”TestProgram “WS” TestProgram blocks can align with CTL “configuration/TestMode blocks TestProgram “FinalTest”TestProgram “LabATE” Standard Libraries via Includes (could be blocked like MacroDefs) TestProgram blocks contain references to EntryPoints, TestModules And SubFlowModules

Mock Up STIL File with TestProgram Flow Constructs: Top Segment

Mock Up STIL File with TestProgram Flow Constructs: TestModuleDefs and EntryPointDefs Segment

Mock Up STIL File with TestProgram Flow Constructs: Environment/TestProgram Segment

Contrast with CTL Extension Assumptions There are several “owners” and uses with CTL data –IP Core providers: Define Core test methodology – provide “test” data to the boundary of the Core (for integration to full chip by EDA tools) –EDA tools: Use CTL from Core provider for inclusion and integration of Core into full SoC chip. As part of integration, these tools regenerate the CTL to make test data relate to the boundary of the SoC –Test generation tools (where needed) use the full SoC CTL/STIL data to generate tester-ready files High level of Reuse is assumed for test data… reconfigurable per-use via the EDA integration process

CTL Extension Construct Mechanisms Used DomainNamed CTL constructs used for reconfigure/reuse of test data –SignalGroup and pattern protocol constructs are vehicles Multiple CTL blocks used within the P Environment block, each for different Test Method / configuration / Core instance grouping DomainNamed blocks generated by EDA integration tools and referenced by CTL configuration “reference” blocks. These DomainNamed blocks reside at the top STIL level and not within the CTL blocks. This promotes reuse.