© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, 2007-2012 1 ECE408 / CS483 Applied Parallel Programming Lecture 27:

Slides:



Advertisements
Similar presentations
VSCSE Summer School Programming Heterogeneous Parallel Computing Systems Lecture 6: Basic CUDA and MPI.
Advertisements

MPI Basics Introduction to Parallel Programming and Cluster Computing University of Washington/Idaho State University MPI Basics Charlie Peck Earlham College.
Reference: / MPI Program Structure.
L9: Control Flow CS6963. Administrative Project proposals Due 5PM, Friday, March 13 (hard deadline) MPM Sequential code and information posted on website.
Comp 422: Parallel Programming Lecture 8: Message Passing (MPI)
CUDA Grids, Blocks, and Threads
Lecture 8 Objectives Material from Chapter 9 More complete introduction of MPI functions Show how to implement manager-worker programs Parallel Algorithms.
ECE408/CS483 Applied Parallel Programming Lecture 9: Tiled Convolution
© David Kirk/NVIDIA and Wen-mei W. Hwu, , SSL 2014, ECE408/CS483, University of Illinois, Urbana-Champaign 1 ECE408 / CS483 Applied Parallel Programming.
Parallel Programming AMANO, Hideharu. Parallel Programming Message Passing  PVM  MPI Shared Memory  POSIX thread  OpenMP  CUDA/OpenCL Automatic Parallelizing.
© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, ECE408 Applied Parallel Programming Lecture 11 Parallel.
GMAC Global Memory for Accelerators Isaac Gelado, John E. Stone, Javier Cabezas, Nacho Navarro and Wen-mei W. Hwu GTC 2010.
Introduction to CUDA (1 of 2) Patrick Cozzi University of Pennsylvania CIS Spring 2012.
Introduction to CUDA 1 of 2 Patrick Cozzi University of Pennsylvania CIS Fall 2012.
L8: Writing Correct Programs, cont. and Control Flow L8: Control Flow CS6235.
© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, ECE408 Applied Parallel Programming Lecture 12 Parallel.
Parallel Programming with MPI Prof. Sivarama Dandamudi School of Computer Science Carleton University.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE 498AL, University of Illinois, Urbana-Champaign 1 CS 395: CUDA Lecture 5 Memory coalescing (from.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE 498AL, University of Illinois, Urbana-Champaign 1 Control Flow.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408/CS483, University of Illinois, Urbana-Champaign 1 ECE408 / CS483 Applied Parallel Programming.
1 ECE408/CS483 Applied Parallel Programming Lecture 10: Tiled Convolution Analysis © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign ECE408 / CS483 Applied Parallel Programming.
Today’s lecture 2-Dimensional indexing Color Format Thread Synchronization within for- loops Shared Memory Tiling Review example programs Using Printf.
Message Passing Programming Model AMANO, Hideharu Textbook pp. 140-147.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE 498AL, University of Illinois, Urbana-Champaign 1 Control Flow/ Thread Execution.
Summary of MPI commands Luis Basurto. Large scale systems Shared Memory systems – Memory is shared among processors Distributed memory systems – Each.
Lecture 6: Shared-memory Computing with GPU. Free download NVIDIA CUDA a-downloads CUDA programming on visual studio.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE498AL, University of Illinois, Urbana-Champaign 1 ECE498AL Lecture 3: A Simple Example, Tools, and.
PP Lab MPI programming II. Program#1 Write a program that prints hello from every created process. Like: Hello World from process 0 of 5 Hello World from.
Introduction to CUDA (1 of n*) Patrick Cozzi University of Pennsylvania CIS Spring 2011 * Where n is 2 or 3.
© David Kirk/NVIDIA, Wen-mei W. Hwu, and John Stratton, ECE 498AL, University of Illinois, Urbana-Champaign 1 CUDA Lecture 7: Reductions and.
© David Kirk/NVIDIA and Wen-mei W. Hwu, University of Illinois, CS/EE 217 GPU Architecture and Parallel Programming Lecture 11 Parallel Computation.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408/CS483, University of Illinois, Urbana-Champaign 1 Introduction to CUDA C (Part 2)
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408/CS483, University of Illinois, Urbana-Champaign 1 ECE408 / CS483 Applied Parallel Programming.
An Introduction to MPI (message passing interface)
© David Kirk/NVIDIA and Wen-mei W. Hwu University of Illinois, CS/EE 217 GPU Architecture and Parallel Programming Lecture 10 Reduction Trees.
1 2D Convolution, Constant Memory and Constant Caching © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois,
1 CS/EE 217: GPU Architecture and Parallel Programming Tiled Convolution © David Kirk/NVIDIA and Wen-mei W. Hwu University of Illinois,
© David Kirk/NVIDIA and Wen-mei W. Hwu, CS/EE 217 GPU Architecture and Programming Lecture 2: Introduction to CUDA C.
Introduction to CUDA 1 of 2 Patrick Cozzi University of Pennsylvania CIS Fall 2014.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408/CS483, University of Illinois, Urbana-Champaign 1 ECE 8823A GPU Architectures Module 2: Introduction.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE498AL, University of Illinois, Urbana-Champaign 1 CUDA Threads.
1 ITCS 5/4010 Parallel computing, B. Wilkinson, Jan 14, CUDAMultiDimBlocks.ppt CUDA Grids, Blocks, and Threads These notes will introduce: One dimensional.
Timing in MPI Tarik Booker MPI Presentation May 7, 2003.
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408, University of Illinois, Urbana-Champaign 1 Programming Massively Parallel Processors Lecture.
Tiled 2D Convolution © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois,
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408/CS483, University of Illinois, Urbana-Champaign 1 ECE408 / CS483 Applied Parallel Programming.
1 GPU Programming Lecture 5: Convolution © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois,
1 CS/EE 217 GPU Architecture and Parallel Programming Lecture 9: Tiled Convolution Analysis © David Kirk/NVIDIA and Wen-mei W. Hwu,
© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, ECE408 Applied Parallel Programming Lecture 19: Atomic.
Message Passing Interface Using resources from
Introduction to CUDA Programming CUDA Programming Introduction Andreas Moshovos Winter 2009 Some slides/material from: UIUC course by Wen-Mei Hwu and David.
© David Kirk/NVIDIA and Wen-mei W
© David Kirk/NVIDIA and Wen-mei W. Hwu, ECE408/CS483, University of Illinois, Urbana-Champaign 1 ECE408 / CS483 Applied Parallel Programming.
© David Kirk/NVIDIA and Wen-mei W
ECE408 Fall 2015 Applied Parallel Programming Lecture 11 Parallel Computation Patterns – Reduction Trees © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al,
© David Kirk/NVIDIA and Wen-mei W
ECE408/CS483 Fall 2015 Applied Parallel Programming Lecture 7: DRAM Bandwidth ©Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University.
© David Kirk/NVIDIA and Wen-mei W
Parallel Computation Patterns (Scan)
Memory and Data Locality
ECE408 Applied Parallel Programming Lecture 14 Parallel Computation Patterns – Parallel Prefix Sum (Scan) Part-2 © David Kirk/NVIDIA and Wen-mei W.
ECE 8823A GPU Architectures Module 3: CUDA Execution Model -I
CUDA Grids, Blocks, and Threads
GPU Programming Lecture 5: Convolution
GPU Lab1 Discussion A MATRIX-MATRIX MULTIPLICATION EXAMPLE.
Parallel Computation Patterns (Stencil)
Chapter 4:Parallel Programming in CUDA C
© David Kirk/NVIDIA and Wen-mei W
Some codes for analysis and preparation for programming
Presentation transcript:

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, ECE408 / CS483 Applied Parallel Programming Lecture 27: Joint CUDA-MPI Programming (Part 2)

Vector Addition: Server Process (I) 2 void data_server(unsigned int vector_size) { int np, num_nodes = np – 1, first_node = 0, last_node = np - 2; unsigned int num_bytes = vector_size * sizeof(float); float *input_a = 0, *input_b = 0, *output = 0; /* Set MPI Communication Size */ MPI_Comm_size(MPI_COMM_WORLD, &np); /* Allocate input data */ input_a = (float *)malloc(num_bytes); input_b = (float *)malloc(num_bytes); output = (float *)malloc(num_bytes); if(input_a == NULL || input_b == NULL || output == NULL) { printf(“Server couldn't allocate memory\n"); MPI_Abort( MPI_COMM_WORLD, 1 ); } /* Initialize input data */ random_data(input_a, vector_size, 1, 10); random_data(input_b, vector_size, 1, 10); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Vector Addition: Server Process (II) 3 /* Send data to compute nodes */ float *ptr_a = input_a; float *ptr_b = input_b; for(int process = 1; process < last_node; process++) { MPI_Send(ptr_a, vector_size / num_nodes, MPI_FLOAT, process, DATA_DISTRIBUTE, MPI_COMM_WORLD); ptr_a += vector_size / num_nodes; MPI_Send(ptr_b, vector_size / num_nodes, MPI_FLOAT, process, DATA_DISTRIBUTE, MPI_COMM_WORLD); ptr_b += vector_size / num_nodes; } /* Wait for nodes to compute */ MPI_Barrier(MPI_COMM_WORLD); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Vector Addition: Server Process (III) 4 /* Wait for previous communications */ MPI_Barrier(MPI_COMM_WORLD); /* Collect output data */ MPI_Status status; for(int process = 0; process < num_nodes; process++) { MPI_Recv(output + process * num_points / num_nodes, num_points / num_comp_nodes, MPI_REAL, process, DATA_COLLECT, MPI_COMM_WORLD, &status ); } /* Store output data */ store_output(output, dimx, dimy, dimz); /* Release resources */ free(input); free(output); } © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Vector Addition: Compute Process (I) 5 void compute_node(unsigned int vector_size ) { int np; unsigned int num_bytes = vector_size * sizeof(float); float *input_a, *input_b, *output; MPI_Status status; MPI_Comm_size(MPI_COMM_WORLD, &np); int server_process = np - 1; /* Alloc host memory */ input_a = (float *)malloc(num_bytes); input_b = (float *)malloc(num_bytes); output = (float *)malloc(num_bytes); /* Get the input data from server process */ MPI_Recv(input_a, vector_size, MPI_FLOAT, server_process, DATA_DISTRIBUTE, MPI_COMM_WORLD, &status); MPI_Recv(input_b, vector_size, MPI_FLOAT, server_process, DATA_DISTRIBUTE, MPI_COMM_WORLD, &status); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

MPI Barriers int MPI_Barrier (MPI_Comm comm) –Comm: Communicator (handle) Blocks the caller until all group members have called it; the call returns at any process only after all group members have entered the call. 6 © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

MPI Barriers Wait until all other processes in the MPI group reach the same barrier 1.All processes are executing Do_Stuff() 2.Some processes reach the barrier and the wait in the barrier until all reach the barrier 7 Node Example Code Do_stuff(); MPI_Barrier(); Do_more_stuff(); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Vector Addition: Compute Process (II) 8 /* Compute the partial vector addition */ for(int i = 0; i < vector_size; ++i) { output[i] = input_a[i] + input_b[i]; } /* Report to barrier after computation is done*/ MPI_Barrier(MPI_COMM_WORLD); /* Send the output */ MPI_Send(output, vector_size, MPI_FLOAT, server_process, DATA_COLLECT, MPI_COMM_WORLD); /* Release memory */ free(input_a); free(input_b); free(output); } © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

ADDING CUDA TO MPI 9 © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Vector Addition: CUDA Process (I) 10 void compute_node(unsigned int vector_size ) { int np; unsigned int num_bytes = vector_size * sizeof(float); float *input_a, *input_b, *output; MPI_Status status; MPI_Comm_size(MPI_COMM_WORLD, &np); int server_process = np - 1; /* Allocate memory */ gmacMalloc((void **)&input_a, num_bytes); gmacMalloc((void **)&input_b, num_bytes); gmacMalloc((void **)&output, num_bytes); /* Get the input data from server process */ MPI_Recv(input_a, vector_size, MPI_FLOAT, server_process, DATA_DISTRIBUTE, MPI_COMM_WORLD, &status); MPI_Recv(input_b, vector_size, MPI_FLOAT, server_process, DATA_DISTRIBUTE, MPI_COMM_WORLD, &status); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Vector Addition: CUDA Process (II) 11 /* Compute the partial vector addition */ dim3 Db(BLOCK_SIZE); dim3 Dg((vector_size + BLOCK_SIZE – 1) / BLOCK_SIZE); vector_add_kernel >>(gmacPtr(output), gmacPtr(input_a), gmacPtr(input_b), vector_size); gmacThreadSynchronize(); /* Send the output */ MPI_Send(output, vector_size, MPI_FLOAT, server_process, DATA_COLLECT, MPI_COMM_WORLD); /* Release device memory */ gmacFree(d_input_a); gmacFree(d_input_b); gmacFree(d_output); } © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

A Typical Wave Propagation Application 12 Insert Source (e.g. acoustic wave) Stencil Computation to compute Laplacian Time Integration T == Tmax Do T = 0, Tmax Absorbing Boundary Conditions © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Review of Stencil Computations 13 Boundary Conditions Laplacian and Time Integration © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Wave Propagation: Kernel Code 14 /* Coefficients used to calculate the laplacian */ __constant__ float coeff[5]; __global__ void wave_propagation(float *next, float *in, float *prev, float *velocity, dim3 dim) { unsigned x = threadIdx.x + blockIdx.x * blockDim.x; unsigned y = threadIdx.y + blockIdx.y * blockDim.y; unsigned z = threadIdx.z + blockIdx.z * blockDim.z; /* Point index in the input and output matrixes */ unsigned n = x + y * dim.z + z * dim.x * dim.y; /* Only compute for points within the matrixes */ if(x < dim.x && y < dim.y && z < dim.z) { /* Calculate the contribution of each point to the laplacian */ float laplacian = coeff[0] + in[n]; © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Wave Propagation: Kernel Code 15 for(int i = 1; i < 5; ++i) { laplacian += coeff[i] * (in[n – i] + /* Left */ in[n + i] + /* Right */ in[n – i * dim.x] + /* Top */ in[n + I * dim.x] + /* Bottom */ in[n – i * dim.x * dim.y] + /* Behind */ in[n + i * dim.x * dim.y]); /* Front */ } /* Time integration */ next[n] = velocity[n] * laplacian + 2 * in[n] – prev[n]; } © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Stencil Domain Decomposition Volumes are split into tiles (along the Z-axis) –3D-Stencil introduces data dependencies yz x D1 D2 D3 D4 16 © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Wave Propagation: Main Process 17 int main(int argc, char *argv[]) { int pad = 0, dimx = 480+pad, dimy = 480, dimz = 400, nreps = 100; int pid=-1, np=-1; MPI_Init(&argc, &argv); MPI_Comm_rank(MPI_COMM_WORLD, &pid); MPI_Comm_size(MPI_COMM_WORLD, &np); if(np < 3) { if(0 == pid) printf(“Nedded 3 or more processes.\n"); MPI_Abort( MPI_COMM_WORLD, 1 ); return 1; } if(pid < np - 1) compute_node(dimx, dimy, dimz / (np - 1), nreps); else data_server( dimx,dimy,dimz, nreps ); MPI_Finalize(); return 0; } © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Stencil Code: Server Process (I) 18 void data_server(int dimx, int dimy, int dimz, int nreps) { int np, num_comp_nodes = np – 1, first_node = 0, last_node = np - 2; unsigned int num_points = dimx * dimy * dimz; unsigned int num_bytes = num_points * sizeof(float); float *input=0, *output = NULL, *velocity = NULL; /* Set MPI Communication Size */ MPI_Comm_size(MPI_COMM_WORLD, &np); /* Allocate input data */ input = (float *)malloc(num_bytes); output = (float *)malloc(num_bytes); velocity = (float *)malloc(num_bytes); if(input == NULL || output == NULL || velocity == NULL) { printf(“Server couldn't allocate memory\n"); MPI_Abort( MPI_COMM_WORLD, 1 ); } /* Initialize input data and velocity */ random_data(input, dimx, dimy,dimz, 1, 10); random_data(velocity, dimx, dimy,dimz, 1, 10); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Stencil Code: Server Process (II) 19 /* Calculate number of shared points */ int edge_num_points = dimx * dimy * (dimz / num_comp_nodes + 4); int int_num_points = dimx * dimy * (dimz / num_comp_nodes + 8); float *input_send_address = input; /* Send input data to the first compute node */ MPI_Send(send_address, edge_num_points, MPI_REAL, first_node, DATA_DISTRIBUTE, MPI_COMM_WORLD ); send_address += dimx * dimy * (dimz / num_comp_nodes - 4); /* Send input data to "internal" compute nodes */ for(int process = 1; process < last_node; process++) { MPI_Send(send_address, int_num_points, MPI_FLOAT, process, DATA_DISTRIBUTE, MPI_COMM_WORLD); send_address += dimx * dimy * (dimz / num_comp_nodes); } /* Send input data to the last compute node */ MPI_Send(send_address, edge_num_points, MPI_REAL, last_node, DATA_DISTRIBUTE, MPI_COMM_WORLD); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Stencil Code: Server Process (II) 20 float *velocity_send_address = velocity; /* Send velocity data to compute nodes */ for(int process = 0; process < last_node + 1; process++) { MPI_Send(send_address, edge_num_points, MPI_FLOAT, process, DATA_DISTRIBUTE, MPI_COMM_WORLD); send_address += dimx * dimy * (dimz / num_comp_nodes); } /* Wait for nodes to compute */ MPI_Barrier(MPI_COMM_WORLD); /* Collect output data */ MPI_Status status; for(int process = 0; process < num_comp_nodes; process++) MPI_Recv(output + process * num_points / num_comp_nodes, num_points / num_comp_nodes, MPI_FLOAT, process, DATA_COLLECT, MPI_COMM_WORLD, &status ); } © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Stencil Code: Server Process (III) 21 /* Store output data */ store_output(output, dimx, dimy, dimz); /* Release resources */ free(input); free(velocity); free(output); } © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Stencil Code: Compute Process (I) 22 void compute_node_stencil(int dimx, int dimy, int dimz, int nreps ) { int np, pid; MPI_Comm_rank(MPI_COMM_WORLD, &pid); MPI_Comm_size(MPI_COMM_WORLD, &np); unsigned int num_points = dimx * dimy * (dimz + 8); unsigned int num_bytes = num_points * sizeof(float); unsigned int num_ghost_points = 4 * dimx * dimy; unsigned int num_ghost_bytes = num_ghost_points * sizeof(float); int left_ghost_offset = 0; int right_ghost_offset = dimx * dimy * (4 + dimz); float *input = NULL, *output = NULL, *prev = NULL, *v = NULL; /* Allocate device memory for input and output data */ gmacMalloc((void **)&input, num_bytes); gmacMalloc((void **)&output, num_bytes); gmacMalloc((void **)&prev, num_bytes); gmacMalloc((void **)&v, num_bytes); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

Stencil Code: Compute Process (II) 23 MPI_Status status; int left_neighbor = (pid > 0) ? (pid - 1) : MPI_PROC_NULL; int right_neighbor = (pid < np - 2) ? (pid + 1) : MPI_PROC_NULL; int server_process = np - 1; /* Get the input data from server process */ float *rcv_address = input + num_ghost_points * (0 == pid); MPI_Recv(rcv_address, num_points, MPI_FLOAT, server_process, DATA_DISTRIBUTE, MPI_COMM_WORLD, &status ); /* Get the velocity data from server process */ rcv_address = h_v + num_ghost_points * (0 == pid); MPI_Recv(rcv_address, num_points, MPI_FLOAT, server_process, DATA_DISTRIBUTE, MPI_COMM_WORLD, &status ); © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,

QUESTIONS? © David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois,