TEL62 update Franco Spinella INFN-Pisa 28/3/2012 CERN- TDAQ WG.

Slides:



Advertisements
Similar presentations
CMS Week March presented by John Coughlan RAL FED Hardware Status Pre-Series Manufacture Final Production Plans.
Advertisements

José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.
L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
Torch electronics test environment MCP readout update.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 43 – The Network Interface Card (NIC)
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
AGATA Pre-processing team report AGATA Week, July 2008.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
CMX Production Status Presented to the L1Calo Meeting on Monday 22-Sept-2014 by Dan Edmunds for the CMX Group.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
FED Overview VME-FPGA TTCrx BE-FPGA Event Builder Buffers FPGA Configuration Compact Flash Power DC-DC DAQ Interface 12 Front-End Modules x 8 Double-sided.
Statistics 1670 components 5839 solder joints 4 routing layers 6 power planes 1858 vias total trace length 35 m dimensions 220 x mm 3 FPGA’s (1.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Status and Improvements of TDCB project TDAQ working group meeting Andrea Burato (INFN Pisa) On behalf of TDCB working group.
CERN, O.Pinazza: ALICE TOF DCS1 ALICE TOF DCS Answers to DCS Commissioning and Installation related questions ALICE week at CERN O. Pinazza and.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
TDCB Status report Bruno Angelucci, Stefano Venditti NA62 meeting, 14/12/2011.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
Status of NA62 straw electronics Webs Covers Services Readout.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
Overview, remarks, lamentations, hope and despair M. Sozzi TDAQ WG meeting CERN - 4 June 2013 Introduction, news and appetizer.
16th July 2003Tracker WeekJohn Coughlan et. al.FED-UK Group Final FED Progress Report CMS Tracker Week 16th July 2003.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
March 2005, USCMS Trigger video meetingD. Acosta1 Revised Schedule for SP Pre-Production Continued testing of first two pre-production boards over next.
Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,
1 ME1/1 ODMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.
TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
Monday December DESY1 GDCC news Franck GASTALDI.
The FPGA based Trigger and Data Acquisition system for the CERN NA62 experiment Bruno Angelucci Physics Department University of Pisa INFN Pisa on behalf.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
TEL62 AND TDCB UPDATE JACOPO PINZINO ROBERTO PIANDANI CERN ON BEHALF OF PISA GROUP 14/10/2015.
Tracker Week February presented by John Coughlan RAL FED Status FEDv2 Testing Pre-Series Manufacture Final Production.
FW and HW Status TDAQ WG 10/6/2015. Hardware MPOD: ◦ HV was NOT floating   Sensibility of current limit to external devices  Particularly for chamber.
Mu2e NA62 TEL62 & TDCB repairs Radiation effects in TEL62 Franco Spinella 16/12/2015.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
TDAQ news and miscellaneous reports M. Sozzi NA62 TDAQ WG meeting CERN – 13/7/2011.
TDC/TEL62 update M. Sozzi NA62 TDAQ WG meeting Bruxelles – 9/9/2010.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Status of LAV electronics commissioning Mauro Raggi, Francesco Gonnella Laboratori Nazionali di Frascati 1 Mauro Raggi - Laboratori Nazionali di Frascati4.
Software and TDAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
TBD The Matrix Card Status and Plans Dr. John Jones Princeton University
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
E. Hazen1 New DCC Status and Plans Jim Rohlf, Eric Hazen, Arno Heister, Phil Lawson, Jason St John, Shouxiang Wu Boston University.
A. Salamon - TDAQ WG Pisa 27/03/ Lkr/L0 Trigger V. Bonaiuto, N. De Simone, L. Federici, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
Status of NA62 straw readout
Realising the SMP 1. Safe Machine Parameters Overview
TEL62 project update Franco Spinella Elena Pedreschi INFN-Pisa.
R. Piandani2 , F. Spinella2, M.Sozzi1 , S. Venditti 3
HCAL Data Concentrator Production Status
TDCB status Jacopo Pinzino, Stefano Venditti
COVER Full production should arrive today
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
University of California Los Angeles
CMX Status and News - post PRR -
Presentation transcript:

TEL62 update Franco Spinella INFN-Pisa 28/3/2012 CERN- TDAQ WG

TEL62  News after last meeting: Final acceptance tests on V1 Differences between V1 and V2 Submission of V2 for manufacturing -> pre- production planning Components procurement Issue on optical receiver Mechanical parts Firmware (Bruno’s talk) Testing for V2 pre-production and preparation for final production in 2013.

Final tests on V1  Missing TEL 62 (v1) tests: GBIT interface was fully tested (M.S.) Data written in an SL FIFO through ECS and then sent to a PC through UDP ethernet packets. DDR2 high intensity tests. Altera provided test firmware was reading/writing one DDR2 with no errors. TDCB interface (Bruno) Data from TDC were received from a FIFO in the PP and readout through ECS V1 is completely tested! Minimal modifications for V2!!!

 Some minor mistakes corrected  RJ11 for choke/error becomes RJ45  Side effect: 2 spare LVDS lines (I/O jumper selectable)  TTCRx optical receiver: supports both new and old component 4/10 TDAQ WG V1 -> V2 NEW GERBER FILES FROM PASCAL READY SINCE end of February

V2 pre-production  13 TEL62 V2 boards are needed for the dry-run  Time table:  V2 gerber files were submitted to the manufacturing company beginning of March. We want to assemble a first board, test it and later-on the remaining 12 PCBs (15) already produced. The first board will be assembled next week. Should be in Pisa just after Easter (April 10) Acceptance tests: hopefully 10 working days Production of 12 additional cards : 2 weeks (beginning of May, but some components are missing) Test of the 12 cards before releasing…

Components procurement  We bought the parts for 10 board, one V1 and 9 V2. Actual request is for 13 V2 -> we miss some parts for 4 cards. “Main” parts already bought -> should be solved with an additional order from Digikey.  Elena is following all the aspects of the procurement.  We are trying to buy all the parts subject to obsolescence for the full production: DDR2 FPGAs DC/DC QDR OPTICAL RECEIVERS … ALMOST EVERYTHING …

Optical receiver  Old optical receivers used by LHC TRR1B43… are no more available  CERN has found a replacement: Ficer  TEL62 V2 supports both old and new receiver  CERN has ordered many of them, some for us, but Ficer sent the wrong ones … Similar number but different pinout …  Ficer will replace the wrong ones but in the mean while we are without …  But we have an hidden bunch of old ones..

Mechanical parts  Mechanical components:  3 different TDCB support spacers are needed Already designed and prototype under production. We plan to use a plastic material (Delrin or similar)  The front panel is already designed but quite critical. prototype production after the spacers.

Firmware  See Bruno’s talk …  We are all involved in individual tasks … Marco is working on the GBIT interface and ECS Elena is working on the QDR controller Bruno on the TDCB interface on the PP I’m working on the DDR2 interface and TDCB data handling Work in progress …

Testing for V2 pre-production and preparation for final production in  We have developed special firmware sections to test all the main components of the TEL62. These will remain in the final firmware for real time hardware debugging.  So the testing of TEL62 V2 should be fast …but … In V1 there were an FPGA pin and some pins of a connector badly soldered => many days to debug … If this happens in some of the V2 boards this could be a serious issue …  A possible solution would be developing a set of JTAG boundary scan vectors to completely test the board connectivity  Andrea Salamon is working on this … some hardware is needed  Probably we can survive without the BST for the pre-production but it is a real need for next year mass production. BST DDR SODIMM TESTER