Ischia, 21-23 giugno 2006Riunione Annuale GE 2006 Gate-oxide breakdown under RF stress: experiments, analysis, and effect on circuit operation 1 Università

Slides:

Advertisements

Similar presentations

Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.

Advertisements

Ischia, giugno 2006Riunione Annuale GE 2006 Università di Catania Facoltà di Ingegneria DIEES Catania - ITALY STMicroelectronics Catania site Low-Phase-Noise.

Ischia, giugno 2006Riunione Annuale GE 2006 Integrated Optical Microsensors Based On Porous Silicon Technology For Vapours And Liquids Identification.

Ischia, giugno 2006Riunione Annuale GE 2006 High-dynamic-range VGA with temperature compensation and linear-in-dB gain control Francesco Carrara.

Ischia, giugno 2006Riunione Annuale GE 2006 An innovative PWM loop control for VRMs An innovative PWM loop control for VRMs D.I.E.E.T. – Università

Ischia, giugno 2006Riunione Annuale GE 2006 Università di Catania Facoltà di Ingegneria DIEES Catania - ITALY STMicroelectronics Catania site Lumped.

Ischia, giugno 2006Riunione Annuale GE 2006 A novel linear-non-linear digital control for DC/DC converters DIEET – Università di Palermo Ing. Valeria.

Ischia, giugno 2006Riunione Annuale GE 2006 M. Cicioni, A. Scorzoni, P. Placidi, F. Alimenti DIEI Università degli Studi di Perugia, Via Duranti.

Ischia, giugno 2006Riunione Annuale GE 2006 Characterization of charge trapping in SiO 2 /Al 2 O 3 dielectric stacks by pulsed C-V technique G. Puzzilli.

Ischia, giugno 2006Riunione Annuale GE 2006 R. C. Zaccuri, M. Iodice, G. Coppola, I. Rendina. Istituto per la Microelettronica e Microsistemi, Sezione.

Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.

Novel dual-Vth independent-gate FinFET circuits

Leakage in MOS devices Mohammad Sharifkhani.

Physical structure of a n-channel device:

High efficiency Power amplifier design for mm-Wave

Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.

1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.

From DACEL to DACEL 2: present and Dip. Fisica & DEI – Università di Padova D. Bisello.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.

Field Effect Transistors Circuit Analysis EE314 HP PA8000 Fujitsu Fairchild Clipper C100.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.

LDMOS for RF Power Amplifiers

Design of Microwave Power Amplifier with ADS Technische Universität Berlin Fachgebiet Mikrowellentechnik Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany,

Amplifier Circuit This amplifier circuit DC analysis.

Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab

© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 35 MOS Field-Effect Transistor (MOSFET) The MOSFET is an MOS capacitor with Source/Drain.

1/f noise in devices 전광선.

Principles & Applications

Field Effect Transistor (FET)

1 姓名 : 李國彰指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,

Seoul National University CMOS for Power Device CMOS for Power Device 전파공학 연구실 노 영 우 Microwave Device Term Project.

Study of 60GHz Wireless Network & Circuit Ahn Yong-joon.

A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications R. Meshkin, A. Saberkari*, and M. Niaboli Department.

Leakage current of device HEMT versus MOSFET 이진식.

ECE 340 ELECTRONICS I MOS APPLICATIONS AND BIASING.

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.

GC062 CMOS 초고주파 회로설계 Class material Thomas H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd Ed., 2004 (Cambridge) Class introduction.

1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明教授學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.

Fabrication of CMOS Imagers

A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.

Sanae Boulay, Limelette, Nov 05 th 20091/20 S. Boulay, B. Boudjelida, A. Sharzad, N. Ahmad, M. Missous Novel Ultra Low Noise Amplifiers based on InGaAs/InAlAs.

A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明教授學生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.

Field Effect Transistors

Device Research Conference, 2005 Zach Griffith and Mark Rodwell Department of Electrical and Computer Engineering University of California, Santa Barbara,

1 High Frequency Model of Sub-100nm High-k RF CMOS ○M. Nakagawa 1, J.Song 1, Y. Nara 2, M. Yasuhira 2 *, F. Ohtsuka 2, T. Arikado 2 **, K. Nakamura 2,

Midterm 2 performance Full points is 48. Average is

MALVINO Electronic PRINCIPLES SIXTH EDITION.

A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier

Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.

ANALOGUE ELECTRONICS CIRCUITS 1

1 DMT 121 – ELECTRONIC DEVICES CHAPTER 5: FIELD-EFFECT TRANSISTOR (FET)

Outline Background Hot-Carrier-Induced Issues

Use of Data Analysis and TCAD Simulations to Understand the Characteristics and Reliability of High Voltage MOS Transistors Jone F. Chen Department of.

C. Kadow, J.-U. Bae, M. Dahlstrom, M. Rodwell, A. C. Gossard *University of California, Santa Barbara G. Nagy, J. Bergman, B. Brar, G. Sullivan Rockwell.

Introduction to CMOS VLSI Design CMOS Transistor Theory

Submitted by- RAMSHANKAR KUMAR S7,ECE, DOE,CUSAT Division of Electronics Engineering, SOE,CUSAT1.

Electrical Characteristics of Logic Gates

Recall-Lecture 5 DC Analysis Representation of diode into three models

Chapter 8: FET Amplifiers

Lecture 12 Power Devices (2)

FET Amplifiers.

FET Small Signal Analysis ENGI 242 ELEC 222. March 2003FET Small Signal Bias2 g m at Q.

Chapter 8: FET Amplifiers

Research Paper Overview.

Lecture 12 Power Devices (2)

Presentation transcript:

Ischia, giugno 2006Riunione Annuale GE 2006 Gate-oxide breakdown under RF stress: experiments, analysis, and effect on circuit operation 1 Università di Pavia 2 Università di Modena e Reggio Emilia D. Sanzogni 1, L. Larcher 2, R. Brama 2, A. Mazzanti 2, F. Svelto 1

Ischia, giugno 2006Riunione Annuale GE 2006 Introduction Limits of literature papers: BD and Hot Carrier (HC) effects on devices and circuits (Low Noise Amplifier and Mixer) studied only after DC stresses. Need for oxide lifetime investigation and new BD limits at RF.

Ischia, giugno 2006Riunione Annuale GE 2006 High Efficiency Power Amplifiers V G =1.28 V DD +V T V in =±V DD V DG1,MAX =V DG2,MAX =2.28V DD -V T The peak V DS voltage is divided between the two devices

Ischia, giugno 2006Riunione Annuale GE 2006 Experimental Results: P OUT Voltage accelerated stress V dd = 4, 4.5 and 5V. freq = 1.8GHz

Ischia, giugno 2006Riunione Annuale GE 2006 Broken MOS fingers modeled through resistors [1] R GG accounts for doping diffusion through broken oxide; R SS & R DD account for broken n-well to S/D. Equivalent Model V DD [V]V DG,MAX [V] R GG [ ]R DD [ ]R SS [ ] [1] Y.-S. Yeoh, et al. Proc. IEEE 33 rd IRPS, pp , 1995.

Ischia, giugno 2006Riunione Annuale GE 2006 Higher voltage peaks can be RF. Estimated Time to Breakdown

Ischia, giugno 2006Riunione Annuale GE 2006 Conclusions Voltage DC breakdown limits are too conservative when the stress is at RF Oxide degradation due to RF stress is explained and modeled by considering the RMS value of the oxide field as the stress triggering parameter Higher voltage peaks can be tolerated leading to new design perspectives in CMOS RF circuits BD effects on class-E PA operation could be tolerated using proper circuit topologies