Thomas J. Watson Research Center © 2006 IBM Corporation Statistical Timing in a Practical 65 nm Robust Design Flow Chandu Visweswariah.

Slides:



Advertisements
Similar presentations
ITRS December 2003, Hsin-Chu Taiwan How Much Variability Can Designers Tolerate? Andrew B. Kahng ITRS Design ITWG December 1, 2003.
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Slide 1 Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed- Signal Circuits by Reusing Early-Stage Data Fa Wang*, Wangyang Zhang*,
Slides based on Kewal Saluja
VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects Sarangi et al Prateeksha Satyamoorthy CS
On the Need for Statistical Timing Analysis Farid N. Najm University of Toronto
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 23: April 10, 2013 Statistical Static Timing Analysis.
1 Worst-case Delay Analysis Considering the Variability of Transistors and Interconnects Takayuki Fukuoka, Tsuchiya Akira and Hidetoshi Onodera Kyoto University.
0 1 Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift Jie Gu, Sachin Sapatnekar, Chris Kim Department of Electrical.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Accelerating Productization. Functional Metrology TM Challenges of Semiconductor Productization Leading IDM’s Solution Novel Solution -> In-product Functional.
The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
Clock Design Adopted from David Harris of Harvey Mudd College.
Yuanlin Lu Intel Corporation, Folsom, CA Vishwani D. Agrawal
1 A Lithography-friendly Structured ASIC Design Approach By: Salman Goplani* Rajesh Garg # Sunil P Khatri # Mosong Cheng # * National Instruments, Austin,
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 23: April 22, 2009 Statistical Static Timing Analysis.
Lecture 8: Clock Distribution, PLL & DLL
Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI Y. Kevin Cao *, Puneet Gupta +, Andrew Kahng +, Dennis Sylvester.
1 Variability Characterization in FPGAs Brendan Hargreaves 10/05/2006.
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
Basic Business Statistics, 10e © 2006 Prentice-Hall, Inc. Chap 8-1 Chapter 8 Confidence Interval Estimation Basic Business Statistics 10 th Edition.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 14: March 19, 2008 Statistical Static Timing Analysis.
March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 22: April 11, 2011 Statistical Static Timing Analysis.
A Defect Tolerant and Performance Tunable Gate Architecture for End-of-Roadmap CMOS Adit D. Singh Electrical and Computer Engineering, Auburn University.
Focus group: Statistical synthesis. Top reasons to go for statistical Often cited - worst case is way off - exact SI and IR drop analysis is too complex.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
© 2005 Altera Corporation © 2006 Altera Corporation Placement and Timing for FPGAs Considering Variations Yan Lin 1, Mike Hutton 2 and Lei He 1 1 EE Department,
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Automated Design.
Circuit Performance Variability Decomposition Michael Orshansky, Costas Spanos, and Chenming Hu Department of Electrical Engineering and Computer Sciences,
8-1 Copyright ©2011 Pearson Education, Inc. publishing as Prentice Hall Chapter 8 Confidence Interval Estimation Statistics for Managers using Microsoft.
Copyright ©2011 Pearson Education 8-1 Chapter 8 Confidence Interval Estimation Statistics for Managers using Microsoft Excel 6 th Global Edition.
DFT Technologies for High- Quality Low-Cost Manufacturing Tests Yuval Snir JTAG 2006 Yuval Snir JTAG 2006.
Statistics for Managers Using Microsoft Excel, 5e © 2008 Pearson Prentice-Hall, Inc.Chap 8-1 Statistics for Managers Using Microsoft® Excel 5th Edition.
© Chandu Visweswariah, 2004Statistical Analysis and Design: From Picoseconds to Probabilities1 of 80 Statistical Analysis and Design: From Picoseconds.
Confidence Interval Estimation
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: October 1, 2010 Variation.
Basic Business Statistics, 11e © 2009 Prentice-Hall, Inc. Chap 8-1 Chapter 8 Confidence Interval Estimation Basic Business Statistics 11 th Edition.
Confidence Interval Estimation
Chap 8-1 Copyright ©2013 Pearson Education, Inc. publishing as Prentice Hall Chapter 8 Confidence Interval Estimation Business Statistics: A First Course.
PRAVEEN VENKATARAMANI VISHWANI D. AGRAWAL Auburn University, Dept. of ECE Auburn, AL 36849, USA 26 th International.
Brian Macpherson Ph.D, Professor of Statistics, University of Manitoba Tom Bingham Statistician, The Boeing Company.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
© Chandu Visweswariah, 2004New Challenges in IC Design1 New Challenges in IC Design … with a focus on variability … SBCCI 2004 Panel Discussion Chandu.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 24: April 22, 2015 Statistical Static Timing Analysis.
STA with Variation 1. 2 Corner Analysis PRCA (Process Corner Analysis):  Takes 1.nominal values of process parameters 2.and a delta for each parameter.
Is Statistical Timing Statistically Significant? DAC 2004, Panel Discussion, Session 41 Chandu Visweswariah IBM Thomas J. Watson Research Center Yorktown.
Variation-Tolerant Circuits: Circuit Solutions and Techniques Jim Tschanz, Keith Bowman, and Vivek De Microprocessor Technology Lab Intel Corporation,
1 Tau 2002 Explicit Computation of Performance as a Function of Process Parameters Lou Scheffer.
Chap 8-1 Chapter 8 Confidence Interval Estimation Statistics for Managers Using Microsoft Excel 7 th Edition, Global Edition Copyright ©2014 Pearson Education.
Variation. 2 Sources of Variation 1.Process (manufacturing) (physical) variations:  Uncertainty in the parameters of fabricated devices and interconnects.
Statistics for Managers Using Microsoft Excel, 5e © 2008 Pearson Prentice-Hall, Inc.Chap 8-1 Statistics for Managers Using Microsoft® Excel 5th Edition.
EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang
Design For Manufacturability in Nanometer Era
Basic Business Statistics, 11e © 2009 Prentice-Hall, Inc. Chap 8-1 Chapter 8 Confidence Interval Estimation Business Statistics: A First Course 5 th Edition.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
University of Michigan Advanced Computer Architecture Lab. 2 CAD Tools for Variation Tolerance David Blaauw and Kaviraj Chopra University of Michigan.
Ring Oscillator Clocks and Margins
Challenges in Nanoelectronics: Process Variability
CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs
Confidence Interval Estimation
CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs
332:578 Deep Submicron VLSI Design Lecture 14 Design for Clock Skew
New Challenges in IC Design … with a focus on variability …
Is Statistical Timing Statistically Significant?
How Thin is the Ice? How Variability and Yield Drive Physical Design.
Parametric Yield Estimation Considering Leakage Variability Rajeev Rao, Anirudh Devgan, David Blaauw, Dennis Sylvester Present by Fengbo Ren Apr. 30.
Presentation transcript:

Thomas J. Watson Research Center © 2006 IBM Corporation Statistical Timing in a Practical 65 nm Robust Design Flow Chandu Visweswariah

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 2 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop The power of statistical formulas

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 3 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Acknowledgements  The extended statistical timing, statistical optimization, timing support and timing methodology teams at IBM Yorktown, Fishkill, Burlington, Poughkeepsie, Rochester and Waltham Caveat  This presentation is mostly ASIC-focused, although microprocessor design issues will be mentioned (time permitting)

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 4 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Outline  Yield loss mechanisms and the tradeoffs involved  What is robust design?  A timing closure methodology based on statistical timing  Myths about statistical timing  Interesting challenges –early/late splits and CPPR –at-speed test –metrics for optimization –delay modeling for 45 nm –hierarchical statistical timing

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 5 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Catastrophic vs. parametric yield loss Dummy fill Source: NEC 0% 20% 40% 60% 80% 100% 350nm250nm180nm130nm90nm Yield Parametric (design-based) Lithography Based Defect Based

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 6 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Increasing and inevitable parametric variability *D. J. Frank et al, Symp. VLSI Tech., 1999 Litho-induced variability Random dopant effects * Oxide thickness Interconnect CMP and RIE effects

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 7 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Normalized metal resistance data over 3 months  Wafer means change over time  Values are “out-of-spec,” need to yield within WAC limit We would like to retain these wafers

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 8 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Manufacturing for predictable performance  Cp and Cpk (Process Capability Indices) measure manufacturing predictability  Manufacturing typically (but not always) outperforms spec. limits Lower spec. limit Upper spec. limit Nominal spec.

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 9 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Normalized cumulative statistics  Distributions are not Gaussian (but usually close)

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 10 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Ring oscillator performance distribution spec Slower Percentage of chips  Color coding is by wafer  Hardware is faster/tighter than predictions

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 11 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Normalized metal resistance across manufacturing lines  Designs must yield at multiple fabs.

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 12 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Normalized single-level capacitance distribution  Variability is enormous!

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 13 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Any performance left in worst-case design? 90 nm 65 nm 45 nm

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 14 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop What do we do with all this variability? As we know, There are known knowns. There are things we know we know. We also know There are known unknowns. That is to say We know there are some things We do not know. But there are also unknown unknowns, The ones we don't know We don't know. Donald H. Rumsfeld 1 1 Dept. of Defense news briefing, 2/12/02, linebreaks mine Known knowns Known unknowns Unknown unknowns Statistical timing and power analysis

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 15 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Robust circuit design  Its the sensitivities, stupid! First order model

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 16 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Delay modeling Fast chip vs. slow chip Chip means Can get across- parameter RSS relief Systematic ACV Can get space- dependent relief Random ACV Can get down-a- path RSS relief EarlyLateEarlyLate

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 17 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Model-to-hardware correlation Mean RO delay RO delay Fast chip Slow chip Late Early

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 18 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Bounding distributions  Bounding distributions provide protection from various sins!

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 19 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Statistical-timing-based flow  Conduct statistical timing with correlations –predict timing slacks in “canonical” form parameterized by the sources of variation  “Project” flop slacks to worst corner; if positive, we are safe  Get “debits” and “credits” –mixed-mode projection –spatial –coupling noise –independently random  Check sensitivities –alternative statement of Murphy’s law: “Variability exacerbates poor design!” –encourage “balanced” or “robust” design  Check single-corner timing with all bells and whistles  Optimization and fix-up –use incremental statistical timing –various diagnostics available

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 20 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Myths about statistical timing  “The main reason for statistical timing is within- die variations” … “Variability is dominated by within-die variations” … “The main frequency limiter is within-die variations”  Random dopants are the only truly statistical phenomena  “Statistical timing is a good idea so long as you don't assume that variations are statistical,” said TI's (Dennis) Buss. About the only thing that's truly statistical, he said, are random dopant fluctuations.” (From EE Times article 7/26/06 by Richard Goering)

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 21 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Courtesy Anne Gattiker, IBM

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 22 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Courtesy Anne Gattiker, IBM Across-wafer variations

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 23 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Interesting challenges: early/late splits and CPPR LL 1 LL 2 CL LL 3 late data Same buffer has different delays on early/late paths early clock Undue pessimism

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 24 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Interesting challenges: at-speed testing Chip Under Test PLL Clock control Logic RefClk StartTest Clk From tester: Scan & Test Clocks Test Data [Courtesy Gary Grise] Clk Scan Clock PLL Output Last Scan-Load CycleAt-Speed TestScan Unload Cycles

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 25 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Interesting challenges: at-speed testing  Each point in the process space can have a unique critical path  How to come up with a set of test vectors that tests for parametric variations in all parts of the process space?  How to measure coverage thereof?  How to test against workload-related defects?  How to test against fatigue-related defects? Critical

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 26 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Interesting challenges: metrics for optimization  Slack is lacking –different critical paths in different parts of the process space –slack is a distribution –slack does not give robustness information –relative ordering of paths slack does not give correlation information Other open problems  Delay+power+noise variational modeling for 45 nm  Robust optimization, fix-up  Hierarchical robust design

Thomas J. Watson Research Center © 2006 IBM Corporation, do not copy without permission 27 of 27Statistical Timing in a Practical 65 nm Robust Design FlowC2S2 Workshop Conclusions  Must protect against parametric variability –high dimensionality, hence the need for statistical timing –hence the need for robust design –hence the need to check sensitivities –hence the need for statistical timing!  IBM has adopted a statistical-timing-based robust design flow for 65 nm ASICs  Many open and interesting challenges remain