Single Board Controller Comments Roger Smith Caltech 2013-05-13.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

ZTF Cabling for Archon Controller Stephen Kaye
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology.
FPGA Process Flowchart Backup. FPGA Configurability Basis of configurability – Nature of transistor based FPGA Physical limitations – Through header on.
Torch electronics test environment MCP readout update.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
ESODAC Study for a new ESO Detector Array Controller.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.
A compact, low power digital CDS CCD readout system.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.
ZTF Interconnecting Scheme Stephen Kaye
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
6mm 【 Development of Readout Electronics for MPPC 】 We report the read out electronics of MPPC( Multi-Pixel Photon Counter ). MPPC is a new photodetector.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
Data Handling Stephen Kaye Caltech Data Format in Pipeline 16 Bit data from ADC FPGA combines multiple conversions (subtract 5 reset, add.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Single Board Controller Comments Roger Smith Caltech
A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Testing of ABC  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
ZTF Interconnecting Scheme Stephen Kaye
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
Differential Signal Path for 64 ch ZTF Mosaic Roger Smith and Stephen Kaye California Institute of Technology.
Standard electronics for CLIC module. Sébastien Vilalte CTC
New digital readout of HFRAMDON neutron counters Proposal Version 2.
HE NgCCM integration issues Ianos Schmidt, August 26, 2015.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
FTK infrastructures and DCS 02/12/20101FTK Initial Design Review - A. Lanza  Crates  Single rack layout  Cabling  Rack placement  DSS  DCS.
Cosmic Microwave Technology, Inc.
LHCb Outer Tracker Electronics 40MHz Upgrade
ZTF Grounding or Yes, there are two paths you can go by
Calorimeter Mu2e Development electronics Front-end Review
High-Speed Serial Link Layout Recommendations –
Update of MVD services and requests
AFE II Status First board under test!!.
Test Slab Status CALICE ECAL test slab: what is it all about?
Front-end electronic system for large area photomultipliers readout
Assembly order PCB design
High-Speed Serial Link Layout Recommendations –
Presented by: ANDREW COOK, Chief Engineer, CEO
Overview of T1 detector T1 is composed by 2 arms
Fiber Based Synchronous Timing System
RPC Front End Electronics
Differential Signal Path for 64 ch ZTF Mosaic
RPC Electronics Overall system diagram Current status At detector
SALTRO16 activities in Lund
Presentation transcript:

Single Board Controller Comments Roger Smith Caltech

Single Board Controller Motivated by the need for high ADC clock rates –Clocks exceeding 140 MHz (or more) –FPGA adjacent to ADC is necessary Eliminates backplane complexity –High speed signals no longer travel along backplane Advantage of a single low impedance analog ground plane Board performance not affected when placed on extenders Final package has A/C power in and USB out

Single Board Challenges/Questions Will everything fit on a single board? –Would like to use standard size (eg. 6U VME board) –Custom size board not out of the question –Custom sizes require a custom enclosure Power requirements –Associated power board with single board controller –Do power requirements allow for a compact power supply board? Other questions/challenges?

Electronics box We are contemplating a single board CCD controller to operate both science and guide CCDs, plugging this directly into a slightly extended vacuum interface board. Plug-in power supply between board and dewar within same enclosure. Remove side panel to gain access to test points on controller board. Board dimensions are TBD. Box mounts to flat faces of dewar. Its ok to have to remove boards to access bolts. Cooling by conduction to dewar. Front panels with ejectors Power modules 8 ch CCD controller 283 mm AC power USB over fiber

Electronics box mount PCB dimensions are yet TBD…. Options to consider: Eurocard 6U = 230mm wide * 160mm deep like VME. Extended 3U = 100mm wide * 230mm deep like Leach controller. –This provides less lateral overhang. –Is this enough board area? –Do Vicor power modules fit in this space? Plug in Power Controller 278 mm

Electronics box – faceted option If we go with two 4ch single board controllers, there is the option of placing the boards side by side along the circumference. (Leach controller boards are 100mm wide * 230mm deep) Advantages: Easier trace routing through VIB Direct heat sinking to dewar for all boards. Very compact. Disadvantages ? Unusual enclosure topology? Is this really a problem? Plug in Power 4ch Controller 92 mm 4ch Controller 114 mm

Ground plane topology Four ground planes join here: 1.Digital 2.Analog supply return 3.Analog reference (not shown) 4.Clock (high current analog) Digital USB DCDS Fast FPGA Sequencer Dense FPGA ADCADC ADCADC ADCADC ADCADC ADC buffers Bias DACs Connector Clock DACs Clock Drivers Clock Switches Card ejectors Front Panel Power planes mimic grounds but need low impedance paths to connector Bias Drivers TBD whether FPGAs are same device or separate.