EE141 Project: 32x32 SRAM Abhinav Gupta, Glen Wong Optimization goals: Balance between area and performance Minimize area without sacrificing performance.

Slides:

Advertisements

Similar presentations

Feb. 17, 2011 Midterm overview Real life examples of built chips

Advertisements

ALU Organization Michael Vong Louis Young Rongli Zhu Dan.

Digital to Analog Converter By Rushabh Mehta Manthan Sheth.

COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.

CSET 4650 Field Programmable Logic Devices

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Jan M. Rabaey Anantha.

A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.

Introduction to CMOS VLSI Design Lecture 13: SRAM

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

EE 141 Project 2May 8, Outstanding Features of Design Maximize speed of one 8-bit Division by: i. Observing loop-holes in 8-bit division ii. Taking.

EE141 Spring 2003 Discussion 7 CMOS Gate Design and Circuit Optimization Related Material — Homework 6, Project 1.

[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Wed. Oct. 27 Overall Project Objective : Dynamic Control.

Group M3 Nick Marwaha Craig LeVan Jacob Thomas Darren Shultz Project Manager: Zachary Menegakis April 4, 2005 MILESTONE 11 LVS & Simulation DSP 'Swiss.

IMPLEMENTATION OF µ - PROCESSOR DATA PATH

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

Physical States for Bits. Black Box Representations.

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 25: Datapath Subsystems 1/4 Prof. Sherief Reda Division of Engineering,

S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.

Lecture 19: SRAM.

Complex CMOS Logic Gates

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Adders. Full-Adder The Binary Adder Express Sum and Carry as a function of P, G, D Define 3 new variable which ONLY depend on A, B Generate (G) = AB.

Lec 17 : ADDERS ece407/507.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.

Aug Shift Operations Source: David Harris. Aug Shifter Implementation Regular layout, can be compact, use transmission gates to avoid threshold.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

Comparison of Two RCA Implementations Abstract Two implementations of RCA (Ripple Carry Adder) static circuit are introduced—CMOS and TG logic circuit.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Team MUX Adam BurtonMark Colombo David MooreDaniel Toler.

Abdullah Aldahami ( ) Feb26, Introduction 2. Feedback Switch Logic 3. Arithmetic Logic Unit Architecture a.Ripple-Carry Adder b.Kogge-Stone.

Arithmetic Building Blocks

High Speed Cache For: PICo Board Proposal By: Team XOR NOTE TO FUTURE VIEWERS OF THESE SLIDES: ALL YELLOW TEXT BOXES ACCOMPANIED BY ARROWS IN THE DIRECT.

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Reference: Digital Integrated.

Arithmetic Building Blocks

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.

SRAM DESIGN PROJECT PHASE 2 Nirav Desai VLSI DESIGN 2: Prof. Kia Bazargan Dept. of ECE College of Science and Engineering University of Minnesota,

Notices You have 18 more days to complete your final project!

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 12.1 EE4800 CMOS Digital IC Design & Analysis Lecture 12 SRAM Zhuo Feng.

Advanced VLSI Design Unit 06: SRAM

McKenneman, Inc. SRAM Proposal Design Team: Jay Hoffman Tory Kennedy Sholanda McCullough.

Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2011 Memory Periphery.

Switch Logic EE141.

Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.

BR 6/001 The RC Delay Model for Gates Recall that the RC Delay model for NMOS/PMOS from Harris (k is the width of the gate)

Static CMOS Logic Seating chart updates

Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.

SRAM Design for SPEED GROUP 2 Billy Chantree Daniel Sosa Justin Ferrante.

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

Seok-jae, Lee VLSI Signal Processing Lab. Korea University

A High-Speed & High-Capacity Single-Chip Copper Crossbar John Damiano, Bruce Duewer, Alan Glaser, Toby Schaffer,John Wilson, and Paul Franzon North Carolina.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Low Power SRAM VLSI Final Presentation Stephen Durant Ryan Kruba Matt Restivo Voravit Vorapitat.

EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.

Written by Whitney J. Wadlow

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

EE586 VLSI Design Partha Pande School of EECS Washington State University

EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003.

Lecture 19: SRAM.

EE115C – Winter 2009 Digital Electronic Circuits

Arithmetic Building Blocks

Presentation transcript:

EE141 Project: 32x32 SRAM Abhinav Gupta, Glen Wong Optimization goals: Balance between area and performance Minimize area without sacrificing performance

SRAM Cell Design 6-T SRAM Cell Modified provided SRAM cell to decrease area from μ m 2 to μ m 2. Inverter PMOS: 0.36 μ m Inverter NMOS: 1.08 μ m Pass Transistor: 0.54 μ m

Read and Write Noise Margins Read Noise Margin AnalysisWrite Noise Margin Analysis Read Voltage Rise: 284mV Write Cell Voltage: 181mV

Decoder Design Each input to the Decoder was buffered via inverters due to branching. The split SRAM allows for reduced C fixed. The decreased size of SRAM cell enables lower load capacitance. Calculated Delay: ps

Decoder Implementation Layout of final Decode Stage on the left consists of 3 inputs and 1 output. Simulated delay of full decoder: ps

Adder Design Ripple-Carry Adder Chain Produces both Sum and its complement values Critical Path consists of initial carry generation to evaluation of MSB sum value Calculated Delay: 690.5ps

Adder Implementation Layout of Full Adder consists of 16 inputs and 10 outputs and is directly connected to the pre-decode stage. Simulated delay of full decoder: ps

SRAM Array Design Split SRAM Array to save wire capacitance between pre- decode and final-decode stages. Reduced SRAM Cell Size without decreasing transistor sizes Minimizing area of cell, and decode stage without affecting delay/performance.

SRAM Array Layout Pre-Charge Devices only one side of SRAM (other side internally connected). Output Buffers only on one side of SRAM as well. Total Simulated Delay: 1.539ns Overall Area: 49,607 μ m 2.