Team 2 Electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1.

Slides:



Advertisements
Similar presentations
1 Embedded Stroke Evaluation System Amanda Sweeney, 4ECE Supervisor: Martin Glavin.
Advertisements

ECE 477 Final Presentation Team 6  Spring 2010 Digital Sound Projection.
MIKE AMBRISCO Solar Charging Systems. Overview Background info.  Why do we need a charging system?  What happens without a charging system?  What does.
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel September 8, 2005.
Team 2 Solar Kiosk Project Sponsored by: Team Members: Jakub Mazur - Manager Eric Tarkleson – Presentation/Lab Josh Wong - Webmaster Ben Kershner – Document.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Team Impact Intelligent Helmet Impact System Preliminary Design Review January 29 th, 2008 Amanda Brodbeck Wei-Chu Liao Wei-Shen Liao Chris Mintle.
Hybrid-Electric HMMWV: Platform for Advanced Lead Acid Battery Testing Future Work Dr. Herb Hess Adapt the thermal management system to the advanced lead.
Team GPS Rover Alex Waskiewicz Andrew Bousky Baird McKevitt Dan Regelson Zach Hornback.
EE 396 Project Icarus Preliminary Design Review September 22, 2007 Group Members: Jeremy Chan Eric Lee Sae Yoon.
STARLight PDR 3 Oct ‘01H.1 Miller STARLight Sensor Signal Processing Ryan Miller STARLight Electrical Engineer (734)
Amr Aldaiel - Andrew Kravitz Katie Noble - Zack Taylor - Alan Yim.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
Microprocessor and Microcontroller Based Systems Instructor: Eng.Moayed N. EL Mobaied The Islamic University of Gaza Faculty of Engineering Electrical.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.
Camera Interfacing using ARM7
Washing Machine SolutionsAffordable Intelligent Motion SenseTile Hardware Design Review 1 CASL, UCD, 12 December Confidential mSemicon & UCD 29/08/2015.
EE/CS 480 Fall October 2007 University of Portland School of Engineering Project Killdeer Digital Tire Pressure Monitoring System Team John Hirano.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Team 2 electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1.
2007 R.E.V. Racing Electric Vehicle Senior Design Project.
Universal Lexicon Ethan Byler Luke Johnston Dhruv Lamba Andy Robison.
Sequential Arithmetic ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
University of Tehran 1 Microprocessor System Design IO Applications Omid Fatemi
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
® Programmable Solutions in Digital Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
EE/CS 481 Spring February, 2007 University of Portland School of Engineering Project Killdeer Digital Tire Pressure Monitoring System Team John Hirano.
MICROPROCESSOR AND MICRO CONTROLLER
Project: PDA Smart Car Integration via Bluetooth Team: Team Blue Members: Sharad Desai, Mahmoud Toure, Lochan KC.
Design Objectives The design should fulfill the functional requirements listed below Functional Requirements Hardware design – able to calculate transforms.
Design of the New Handy Board for Robotics Using the NI LabVIEW Embedded Module for ADI Blackfin Processor Fred Martin, Assistant Professor, Computer Science.
Design Constraint Analysis Team 6: AJ Hartnett David Eslinger Curt Schieler Ken Pesyna.
Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.
Team 6 DOODLE DRIVE Presenter: Jun Pan. PROJECT OVERVIEW  Android application as controller  Robot vehicle with microcontroller  Path will be drawn.
Project Umpqua Electric Vehicle Drive System Team Abdullah Binsaeed Dustin Buscho Steven Arlint Advisor Dr. Albright Industry Representative Mr. Menig.
ECE 477 Design Review Team 3  Spring Outline Project overviewProject overview Project-specific success criteriaProject-specific success criteria.
CAN-Bus Logger Characterization presentation Apr. 19, 2009 Elad Barzilay Idan Cohen-Gindi Supervisor: Boaz Mizrahi.
CS-EE 481 Spring February 2006 University of Portland School of Engineering Project Umpqua Electric Vehicle Drive System Team Abdullah Binsaeed Dustin.
Mid-Term Presentation October 5, Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Microprocessor Design Power Supply.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
FM6124-QG Summary Automatic Event Monitor Monitors 12 digital inputs Continuous monitoring for state changes Edge detection Micro Peripheral I2C interface.
Strong as a Buck. Meet The Team Warn Wilson John Clark Dre Crumbly Electrical Engineering Computer Engineering.
Industrial control system for a back-to-back multilevel NPC converter based on DSP and FPGA Marta Alonso, Francisco Huerta, Carlos Girón, Emilio Bueno,
EE/CS 481 Spring 2008 Project Killdeer Digital Tire Pressure Monitoring System Team John Hirano James Kelly Kevin Young Advisor Dr. Joseph Hoffbeck Industry.
T BAC Speaker Name Slide 1 Earl Grey and The Boston Tea Party Present The Entourage.
CS-EE 481 Spring January 2006 University of Portland School of Engineering Project Umpqua Electric Vehicle Drive System Team Abdullah Binsaeed Dustin.
Team 2 Electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1.
CSE466 - Fall What is an Embedded System  Its not a desktop system  Fixed or semi-fixed functionality (not user programmable)  Lacks some or.
Slides created by: Professor Ian G. Harris Embedded Systems  Embedded systems are computer-based systems which are embedded inside another device (car,
DESIGN CONSTRAINTS AND MICRO SELECTION PRESENTED BY: JACKSON MCCORMICK Acoustic Storm Interweaving the impressive visual power of electricity and the visceral.
CS-EE 480 Fall November, 2005 University of Portland School of Engineering Project Umpqua Electric Vehicle Drive System Team Abdullah Binsaeed Dustin.
Team 2 Electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1.
Team 2 electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1.
BLDC Motor Speed Control with RPM Display. Introduction BLDC Motor Speed Control with RPM Display  The main objective of this.
A Brief Introduction to FPGAs
Strong as a Buck. Meet The Team Warn Wilson John Clark Dre Crumbly Electrical Engineering PCB Design/Hardware Electrical Engineering Hardware/Rig Design.
Arduino based Automatic Temperature Controlled Fan Speed Regulator.
11/18/2012 Owner : SHIV Cypress Confidential Automotive PSoC 3 vs. Freescale S08DZ Motor Control Applications Fail-Safe Simultaneous Control for more motors.
Xilinx Spartan-6 FPGA Board Setup
An FPGA Implementation of a Brushless DC Motor Speed Controller
Introduction to Programmable Logic
Honeywell Spyder™ Programmable Controllers
Founded in Silicon Valley in 1984
Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell
Programmable logic and FPGA
Presentation transcript:

team 2 Electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1

Design Overview 2  Electric Drive System for mid-size passenger vehicles 100kW (approx. 130 hp) FPGA based all digital control Goal is to be more compact than standard industry drives due to reduced complexity of circuit Screen with UI for real-time status display (RPM, temperature, battery life, etc.)

Power System Design Constraints 3  High Power Device  Precision Current Control  High Speed Sensors  Digital Filtering  I/O Requirements IGBT Gate Drivers, ADCs, Microcontroller interface

FPGA Options 4  Xilinx Spartan 3E XC3S500E High Gate Count for Package Up to 158 I/O Built-in Multipliers  Actel Fusion M1AFS600 Integrated ADCs New architecture (Preliminary Datasheet) Unfamiliar with Actel Family