Introduction to Sequential Logic Design Finite State-Machine Analysis.

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

Clocked Synchronous State-machine Analysis
State-machine structure (Mealy)
State Machine Design Procedure
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
CSCE 211: Digital Logic Design. Chapter 6: Analysis of Sequential Systems.
Circuits require memory to store intermediate data
1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
7.4 Clocked Synchronous State-Machine Analysis
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Digital Computer Design Fundamental
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
Introduction to Sequential Logic Design Flip-flops FSM Analysis.
Introduction to Sequential Logic Design Finite State-Machine Design.
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,
FINITE STATE MACHINES (FSMs)
1 Finite State Machines (FSMs) Now that we understand sequential circuits, we can use them to build: Synchronous (Clocked) Finite State Machines Finite.
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Registers; State Machines Analysis Section 7-1 Section 5-4.

A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
Chapter 6 Analysis of Sequential Systems Sequential Memory Feedback.
5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
1 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered from the same master clock signal,
Lecture #17: Clocked Synchronous State-Machine Analysis
Synchronous Sequential Logic
LATCHES AND FLIP-FLOPS
Introduction to Sequential Logic Design
ANALYSIS OF SEQUENTIAL CIRCUITS
Analysis of Clocked Sequential Circuit
Flip-FLops and Latches
Learning Outcome By the end of this chapter, students are expected to refresh their knowledge on sequential logic related to HDL.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
Asynchronous Inputs of a Flip-Flop
ECE 301 – Digital Electronics
CSE 140 MT 2 Review By Daniel Knapp.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Flip-FLops and Latches
Sequential logic circuits
Flip-FLops and Latches
Flip-FLops and Latches
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Analysis with JK flip-flops
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
FINITE STATE MACHINES.
Flip-FLops and Latches
Chapter 5 Sequential Circuits.
SEQUENTIAL CIRCUITS __________________________________________________
Presentation transcript:

Introduction to Sequential Logic Design Finite State-Machine Analysis

2 Prev… Flip Flops  D FFs  T FFs  J-K FFs

3 Clocked Synchronous State-Machine State machine: generic name for sequential circuits; (Finite State Machine: FSM) Clocked: the storage elements (FFs) use a clock input; Synchronous: all of the FFs in a circuit use the same clock signal. Such a FSM changes states only when a triggering edge (rising or falling) on the clock signal.

4 State Machine Structure State memory: n FFs to store current states. All FFs are connected to a common clock signal. Next-state logic: determine the next state when state changes occur; Output logic: determines the output as a function of current state and input Mealy machine vs. Moore machine

5 Mealy Machine Next state= F (current state, input) Output= G (current state, input)

6 Moore Machine Next state= F (current state, input) Output= G (current state)

7 Characteristic Equations A Characteristic equation specifies the FF’s (or latch’s) next state as a function of its current state and inputs.

8 Analysis of FSM with D FFs Next state= F (current state, input) Output= G (current state, input) Step 1: Determine the next-state and output functions F, G Step 2: Use F, G to construct a state/output table that completely specifies the next state and output of the circuit for every possible combination of current state and input. Step 3: (optional) Draw a state diagram which is a graphical form of the state/output table.

9 Example: clocked synchronous FSM using positive-edge triggered D FFs

10 Transition, state, state/output tables Excitation equations Transition Equations (next-state equations) Output equations

11 State Diagram

12 Summary: how to analyze a clocked synchronous state machine? 1)Determine the excitation equations for the FF control inputs; 2)Substitute the excitation equations into the FF characteristic equations to obtain transition equations; 3)Use the transition equations to construct a transition table; 4)Determine the output equations; 5)Add output values to the transition table for each state (Moore) or state/input combination (Mealy) to create a transition/output table; 6)Name the states and substitute state names for state-variable combinations in the transition/output table to obtain state/output table; 7)Draw a sate diagram corresponding to the state/output table.

13 Excitation Eq Tran. Eq Tran.Table Output Eq Tran/out Table State/out Table State Dagram Another Example

14

15