CDA 4253 FPGA System Design Final Project Hao Zheng Comp Sci & Eng U of South Florida 1.

Slides:



Advertisements
Similar presentations
SOFTWARE TESTING. Software Testing Principles Types of software tests Test planning Test Development Test Execution and Reporting Test tools and Methods.
Advertisements

Anatomy of a Multimedia Project
ICS103 Programming in C Lecture 1: Overview of Computers & Programming
Lecture 1: Overview of Computers & Programming
Internal Logic Analyzer Final presentation-part B
Internal Logic Analyzer Final presentation-part A
Last update: August 9, 2002 CodeTest Embedded Software Verification Tools By Advanced Microsystems Corporation.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
VirtexIIPRO FPGA Device Functional Testing In Space environment. Performed by: Mati Musry, Yahav Bar Yosef Instuctor: Inna Rivkin Semester: Winter/Spring.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
CDA 3103 Computer Organization Review Instructor: Hao Zheng Dept. Comp. Sci & Eng. USF.
1 Input/Output Chapter 3 TOPICS Principles of I/O hardware Principles of I/O software I/O software layers Disks Clocks Reference: Operating Systems Design.
 Purpose of our project  Get real world experience in ASIC digital design  Use same tools as industry engineers  Get practical experience in microprocessor.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
® ChipScope ILA TM Xilinx and Agilent Technologies.
Testing. Definition From the dictionary- the means by which the presence, quality, or genuineness of anything is determined; a means of trial. For software.
1 Shawlands Academy Higher Computing Software Development Unit.
1 Software Construction Software Construction Chapter 1.
Final presentation – part B Olga Liberman and Yoav Shvartz Advisor: Moshe Porian April 2013 S YMBOL G ENERATOR 2 semester project.
RUP Implementation and Testing
Xiang Zhou xz2266 Hao Zheng hz2256 Ran Zheng rz2228 Younggyun Cho yc2704 Touch Pong.
EDA385 Project Presentation The Sound Disguiser. Overview Sample input audio Read input from the rotary encoder Process the audio due to choosen mode.
1 The Software Development Process  Systems analysis  Systems design  Implementation  Testing  Documentation  Evaluation  Maintenance.
Verification Plan & Levels of Verification
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
NIOS II Ethernet Communication Final Presentation
Introduction to structured VLSI Projects 4 and 5 Rakesh Gangarajaiah
Project Characterization Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided by – Porian.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
Introduction to Experiment 6 Internal FPGA Memories, Pseudo Random Number Generator, Advanced Testbenches ECE 448 Spring 2009.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
The Software Development Process
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square
Project Final Semester A Presentation Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided.
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Middle presentation Dual-semester project
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Rational Unified Process Fundamentals Module 4: Core Workflows II - Concepts Rational Unified Process Fundamentals Module 4: Core Workflows II - Concepts.
CDA 4253 FGPA System Design Xilinx FPGA Memories
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
CDA 4253 FPGA System Design The PicoBlaze Microcontroller
Web-based Front End for Kraken Jing Ai Jingfei Kong Yinghua Hu.
System-on-Chip Design Data Flow hardware Implementation Hao Zheng Comp Sci & Eng U of South Florida 1.
CDA 4253 FPGA System Design RTL Design Methodology 1 Hao Zheng Comp Sci & Eng USF.
1 The Software Development Process ► Systems analysis ► Systems design ► Implementation ► Testing ► Documentation ► Evaluation ► Maintenance.
System-on-Chip Design Homework Solutions
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Testing Overview Software Reliability Techniques Testing Concepts CEN 4010 Class 24 – 11/17.
CIS 4930/6930 System-on-Chip Design Transaction-Level Modeling with SystemC Dr. Hao Zheng Comp. Sci & Eng. U of South Florida.
CDA 4253 FPGA System Design PicoBlaze Interface Hao Zheng Comp Sci & Eng U of South Florida.
Internal Logic Analyzer Middle presentation-part A By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
CDA 4253 FPGA System Design PicoBlaze Interface Hao Zheng Comp Sci & Eng U of South Florida.
Introduction to the FPGA and Labs
Maj Jeffrey Falkinburg Room 2E46E
ATLAS Pre-Production ROD Status SCT Version
Backprojection Project Update January 2002
Class Exercise 1B.
Integrated Logic Analyzer
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
ENG3050 Embedded Reconfigurable Computing Systems
Digital Engineering Laboratory
Software Development Process
ECE 477 Final Presentation Team 2 Spring 2012
Verification Plan & Levels of Verification
ECE 554 Digital Engineering Laboratory Nam Sung Kim (Chunhua Yao –TA)
Digital Engineering Laboratory
Presentation transcript:

CDA 4253 FPGA System Design Final Project Hao Zheng Comp Sci & Eng U of South Florida 1

Final Project Idea − 1 Implement and test a sort algorithm on FPGA boards. – Unsorted data are stored in Block RAMs. – Initialization of the Block RAMs should be done through an external file. – After the sorting is finished, the sorted data are displayed in a terminal on the host system through a UART transmitter (study Chapter 7 about UART interface). 2

Final Project Idea − 1 3 Sort din N sort_done addr k we sort_start Memory N dout UART TX din addr Ctrl uart_start uart_done uart interface

Final Project Idea − 1: Specific Requirements Data inputs are unsigned and 16-bit wide. Data inputs are defined in hexadecimal format in an external file to initialize the block RAM. The minimal size of data inputs should be >= 16. The sorted results displayed on the terminal through UART are also in hexadecimal format. Your design should support the selection of sorting in an either increasing or decreasing order. 4

Final Project Idea − 2 Study and use the Integrated Logic Analyzer (ILA) for debugging designs. – ILA is a hardware component that can capture hardware traces while the a target system is executing. – The captured HW traces can be viewed as waveform for debugging. Objective: – Get familiar with ILA, – know how to use it to debug an FPGA implement with defects. 5

Final Project Idea − 2 At the end, – Demonstrate by fixing a buggy design, – Submit a report detailing the entire process of using ILA to fix the bugs. Documents: – Vivado Design Suite Tutorial: Programming and Debugging (UG936) – Vivado Design Suite User Guide: Programming and Debugging (UG908) – Integrated Logic Analyzer v5.0 (PG172) 6

Final Project Management Each team has up to two members. – Make sure you find a partner you can work with. – Both team members get the same project grade. Project Review – Each team schedules a project review in the final/final exam week. – Demonstration the successful completion of the chosen project. Your design may be required to re- configured on-site to verify its correctness. – A written report is due at the end of review. 7