Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.

Slides:



Advertisements
Similar presentations
Lecture 13: Sequential Circuits
Advertisements

Clocked Synchronous State-machine Analysis
State-machine structure (Mealy)
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
COE 202: Digital Logic Design Sequential Circuits Part 3
Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1.
FSMs 1 Computer Organization I September 2009 © McQuain, Feng & Ribbens Motivation Combinational logic functions can be represented, and defined,
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.
COMMONWEALTH OF AUSTRALIA Copyright Regulations 1969 WARNING This material has been reproduced and communicated to you by or on behalf of Monash University.
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Give qualifications of instructors: DAP
1 Lecture 14: FSM and Basic CPU Design Today’s topics:  Finite state machines  Single-cycle CPU Reminder: midterm on Tue 10/24  will cover Chapters.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
11/10/ :53:59 AMweek12-3.ppt1 Intelligent Traffic Controller We want to use a finite state machine to control the traffic lights at an intersection.
1 COMP541 State Machines Montek Singh Feb 8, 2012.
Circuit, State Diagram, State Table
Sequential Logic Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer Organization and.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Introduction to State Machine
Review of Digital Logic Design Concepts OR: What I Need to Know from Digital Logic Design (EEL3705)
Lecture 5. Sequential Logic 2 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
FINITE STATE MACHINES (FSMs)
DLD Lecture 26 Finite State Machine Design Procedure.
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Registers; State Machines Analysis Section 7-1 Section 5-4.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Digital System Design using VHDL

Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
State Machine Design State Machine Design Digital Electronics
Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Exp#7 Finite State Machine Design in Verilog COE203 Digital Logic Laboratory Dr. Ahmad Almulhem KFUPM Spring 2009.
1 Lecture 13: Sequential Circuits, FSM Today’s topics:  Sequential circuits  Finite state machines  Single-cycle CPU Reminder: midterm on Tue 10/20.
Finite State Machines Mealy machine inputs Outputs next state function
Lecture 4. Sequential Logic #2
Introduction to Sequential Logic Design
AS Computer Studies Finite State Machines 1.
1.3 Finite State Machines.
COMP541 Sequential Logic – 2: Finite State Machines
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
CSE 140L Discussion Finite State Machines.
Lecture 13: Sequential Circuits, FSM
Analysis of Synchronous Sequential Circuits
CSE 370 – Winter Sequential Logic - 1
Analysis of Synchronous Sequential Circuits
Instructor: Alexander Stoytchev
Finite State Machine Continued
COE 202: Digital Logic Design Sequential Circuits Part 3
Lecture 4: Finite State Machines
Presentation transcript:

Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text

Finite State Machines Finite state machines - sequential logic function – Consists of a set of inputs and outputs – Contains a next state function that maps the current state and inputsto a new state Output We will discuss synchronous state machines for JLS – State changes are made with the clock cycle – Only change is made on the clock edge Let's investigate controlling a traffic light See the class website for an example of the traffic light

Moore Machine Our output function will be restricted to depend upon the current state (this is a Mooremachine) – Notice that this means we would need a memory if we were to implement this using logic gates. – The logic for a Moore state machine (including those in JLS) consists of both inputs and outputs – Notice that we can form equations for a state machine, but it is easier to draw a diagram. – In a state machine, circles (often with a name) are used to represent states. – A circle contained within another circle represents a possible final or ending state.

Contd.. Lines directed from one state to another with an arrow on one end of each line represent transitions from one state to another. For a finite state machine, there must be deterministic transitions from one state to another. That is, a transition may not be ambiguous. There exist other FSMs called Mealy machines wherein the output function can depend upon the current state and the input. We will not investigate Mealy machines.

Traffic Signal Example Consider a North-South / East-West set of traffic lights. Let's look at only the red and green lights. Let's also assume that there is a sensor that indicates there is a car at any of the given lights If the sensor for any of the given lights is true, it gives the vehicles in that direction the opportunity to move. We can assume that both E/W sensors are linked and both N/S sensors are linked such that only one of the pair needs to be active for both directions to be green at the same time. We will ignore turns for the purposes of our lights. We can then get by with two states. One for E/W and one for N/S. We need outputs for each state. Assume that a state's output is true if that state is active.

Traffic Signal Example A truth table follows: E/W Sensor  N/S Sensor  E/W Out  N/S Out  Current State  Next State Notice that with a traffic light the current state must be retained as memory if if this were to be implemented as a circuit.