CERN Richard Jacobsson, CERN LEADE meeting, March 29, 2004 1 Physics trigger RS TFC SwitchThrottle OR/Switch VELO FEST FEOT FE Clock Orbit Clock Orbit.

Slides:



Advertisements
Similar presentations
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
Advertisements

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
The LHCb Event-Builder Markus Frank, Jean-Christophe Garnier, Clara Gaspar, Richard Jacobson, Beat Jost, Guoming Liu, Niko Neufeld, CERN/PH 17 th Real-Time.
LHCb DAQ Review, September LHCb Timing and Fast Control System TFC Team: Arek Chlopik, Warsaw Zbigniew Guzik, Warsaw Richard Jacobsson, CERN Beat.
TFC Partitioning Support and Status Beat Jost Cern EP.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Daniela Macina (CERN) Workshop on Experimental Conditions and Beam Induced Detector Backgrounds, CERN 3-4 April 2008 Experiments protection from beam failures.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
CERN R. Jacobsson CERN 16 th IEEE NPSS Real Time Conference, Beijing, China, May 10–15, LHCb Readout System and Real-Time Event Management - Emphasis.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
CERN Real Time conference, Montreal May 18 – 23, 2003 Richard Jacobsson 1 Driving the LHCb Front-End Readout TFC Team: Arek Chlopik, IPJ, Poland Zbigniew.
J. Varela, LIP-Lisbon/CERN LEADE WG Meeting CERN, 29 March 2004 Requirements of CMS on the BST J. Varela LIP Lisbon / CERN LHC Experiment Accelerator Data.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
Federico Alessio Zbigniew Guzik Richard Jacobsson TFC Team: A Super-TFC for a Super-LHCb - Top-down approach -
Federico Alessio, CERN Richard Jacobsson, CERN A new Readout Control System for the LHCb Upgrade at CERN 18th IEEE-NPSS Real Time Conference, June.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Federico Alessio, CERN Zbigniew Guzik, IPJ, Swierk, Poland Richard Jacobsson, CERN A 40 MHz Trigger-free Readout Architecture for the LHCb experiment 16th.
LHCb front-end electronics and its interface to the DAQ.
LHCb DAQ system LHCb SFC review Nov. 26 th 2004 Niko Neufeld, CERN.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Online View and Planning LHCb Trigger Panel Beat Jost Cern / EP.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Timing and Readout Control of the Upgraded LHCb Readout System Updated system-level specifications Federico Alessio Richard Jacobsson LHCb Electronics.
CERN LECC 2006, September, Valencia, Spain Acknowledgements: Eva Calvo Giraldo, AB/BI Rhodri Jones, AB/BI Greg Kasprowicz, AB/BI Thilo Pauly, ATLAS.
PhD Student, Federico Alessio Directeur de thèse, Renaud Le Gac Superviseur de thèse, Richard Jacobsson, CERN Beam and Background Monitoring and the Upgrade.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
30/09/2003Nigel Smale University of Oxford1 Development of an Optical Front-end Readout System for the LHCb RICH HPD Detectors. N.Smale, M.Adinolfi, J.Bibby,
DAQ interface + implications for the electronics Niko Neufeld LHCb Electronics Upgrade June 10 th, 2010.
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.
Ken Wyllie, CERN Tracker ASIC, 5th July Overview of LHCb Upgrade Electronics Thanks for the invitation to Krakow!
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
CERN TFC status review, January 21, TFC status review l Agenda  Overview  Common solutions  TFC simulation framework  TFC Switch ‘THOR’  Throttle.
SL-PGA firmware overview M. Sozzi Pisa - January 30/31, 2014.
29 May 2009 Henk Boterenbrood, Augusto Ceccucci, Bjorn Hallgren, Mauro Piccini and Helmut Wendler 1 The Calorimeter Recorder CARE.
Introduction to DAQ Architecture Niko Neufeld CERN / IPHE Lausanne.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
GPL Board Pattern Generator for the Level-0 Decision Unit Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps, Julien Laubser, Jacques Lecoq,
Configuration Database Lana Abadie, LHCb week, May 25.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
Trigger sources in ODIN (new firmware)
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
TELL1 A common data acquisition board for LHCb
Status of the Beam Phase and Intensity Monitor for LHCb
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CRU Weekly Meeting Discussion on Trigger
TTC system for FP420 reference timing?
Towards the final TFC architecture
TTC system and test synchronization
Geneve The Alps Where is CERN? Jura Mountains Lake Geneva 18-Sep-18
VELO readout On detector electronics Off detector electronics to DAQ
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Trigger system Marián Krivda (University of Birmingham)
John Harvey CERN EP/LBC July 24, 2001
LHCb Trigger, Online and related Electronics
- TFC status - Switch / RS
The LHCb Front-end Electronics System Status and Future Development
TELL1 A common data acquisition board for LHCb
The Trigger Control System of the CMS Level-1 Trigger
FED Design and EMU-to-DAQ Test
Beam Phase and Intensity Monitor for LHCb
Presentation transcript:

CERN Richard Jacobsson, CERN LEADE meeting, March 29, Physics trigger RS TFC SwitchThrottle OR/Switch VELO FEST FEOT FE Clock Orbit Clock Orbit L0 / L1 Clock Orbit L0 / L1 Clock Orbit L0 / L1 RICH FEECAL FE... Local trigger (Optional) Clock Orbit L0 / L1 Event building network BST info in LHCb

CERN LEADE meeting, March 29, Readout Supervisor “ODIN” BUNCH_CURRENT TTCrs Q_MP Q_L0 Q_L1 TTCrx AFIFO FE_BUFFER DETECTOR_STATUS DI (EGRESS) Q_FE GbE L1BROADCAST & COMMANDS TTC_DATA L0_TRIGGER L0_DATA L0_TRG L0_DATA L1_DATA L1_TRG LHC_TTC TTC GPS DI (INGRESS) GbE FPGA FIFO MEZZANINE FPGA MEZZANINE Data flow in Readout Supervisor:

CERN LEADE meeting, March 29, “Readout Supervisor FE” 40 MHz. Data stored in FIFO (FPGA internal RAM) Bunch current 8 bits (BUNCH_CURRENT) Total 8 bits L0 Decision (~1 MHz). Data stored in L1FE Buffer (external RAM) L0 bunch current 8 bits(L0_BUNCH_CURRENT) Bunch ID (RS) 12 bits(BID) GPS 40 bits(GPS_TIME) Detector status 24 bits(DET_STATUS) L0 Event ID 32 bits (EID) Trigger type 3 bits(QUAL) L0 Force bit 1 bit(L0_FRC_OUT) Bunch ID (L0DU) 12 bits(L0_BID_OUT) BX type 2 bits(BX_TYPE) L0 synch error 1 bit(L0SNC_ERR) L0 synch error forced 1 bit(L0SNC_KEEP) Total136 bits L1 Decision (~40 kHz). Data stored in MEP buffer (FPGA internal RAM) L1 Buffer136 bits L1 Event ID 32 bits(L1EID) L0 Event ID (L1DU) 12 bits(L1_L0EID_OUT) Bunch ID (L1DU) 2 bits(L1_BID_OUT) L1 Decision 1 bit(L1_DECISION_OUT) L1 synch error BID 1 bit(L1SNC_BID_ERR) L1 synch error EID 1 bit(L1SNC_EID_ERR) L1 synch error forced 1 bit(L1SNC_KEEP) Total186 bits + L1 decision data ~24 byte

CERN LEADE meeting, March 29, LHCb BST info l GPS:  Updated every orbit and transmitted as 8 long broadcasts (64 bits UTC)  e.g. 40 bits  ms resolution: 4 bits year, 9 bits days of the year, 17 bits seconds of the day and 10 bits milliseconds. A 100 ms resolution could be obtained by dropping the year.  Bunch clock provides additional precision  Calibration of the UTC time locally can be obtained by using the LHC revolution signal provided we know all the timing of the transmitter equipment l Machine mode l Bunch scheme?