IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.

Slides:

Advertisements

Similar presentations

11 *Other names and brands may be claimed as the property of others Purpose –The following slides summarize rules and issues for the new mixed-mode format.

Advertisements

Package Die Ports Walter Katz IBIS Interconnect 10/31/12.

1 Introduction to VHDL (Continued) EE19D. 2 Basic elements of a VHDL Model Package Declaration ENTITY (interface description) ARCHITECTURE (functionality)

Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.

Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.

Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.

IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.

1 Introducing IBIS Michael Mirmak Chair, IBIS Open Forum IEEE DASC Meeting October 6, 2011.

Abstraction and ACT-R. Outline Motivations for the Theory –Architecture –Abstraction Production Rules ACT-R Architecture of Cognition.

LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.

How do you simplify? Simple Complicated.

IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.

Lab 3 page 1 ENT-DIGI-210 Lab 3 Notes ©Paul Godin Updated September 2007.

01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,

Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.

IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.

End-to-end resource management in DiffServ Networks –DiffServ focuses on singal domain –Users want end-to-end services –No consensus at this time –Two.

11 The Presentation That Arpad Forgot Michael Mirmak Intel Corp. September 30, 2008.

Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.

IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.

IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.

Design of a Search Engine for Metadata Search Based on Metalogy Ing-Xiang Chen, Che-Min Chen,and Cheng-Zen Yang Dept. of Computer Engineering and Science.

11/09/04 *Other brands and names are the property of their respective owners Page 1 The IBIS Specification and IEEE DASC Michael.

IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.

16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.

Modeling Component-based Software Systems with UML 2.0 George T. Edwards Jaiganesh Balasubramanian Arvind S. Krishna Vanderbilt University Nashville, TN.

LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.

Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.

12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.

Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.

Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,

IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.

06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.

Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.

Win with Technology Leadership. Leap Ahead IBIS Enhancement Priorities: Differential Pins and Measurements as an Example Michael Mirmak Intel Corp. Chair,

IBIS FUTURES COMMITTEE MULTILINGUAL MODEL: [Circuit Call] REFERENCES John Angulo 8 th April 2004.

EMD Overview Walter Katz IBIS Open Forum March 15, 2013.

10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.

Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.

Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.

IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケルマ一マクインテルコ一ポレ一ション会長，アイビス JEITA IBIS Conference March 24,

Interconnect Terminal Mapping Figures 30 Sep

05/13/04 *Other brands and names are the property of their respective owners Page User Defined Measurements An alternative.

Solving Equations Chapter 2 Part 1. Essential Questions What kinds of relationships can proportions represent? Can equations that appear to be different.

[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.

IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.

This chapter in the book includes: Objectives Study Guide

IBIS 6.2 Editorial Resolutions

V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017

Package Modeling Today

Distributive Property

Adding and Subtracting Radical Expressions

Walter Katz IBIS-ATM December 8, 2015

IBIS Interconnect Task Group December 15, 2015

This chapter in the book includes: Objectives Study Guide

IBIS [Model Selector] Improvement Proposal

Structural style Modular design and hierarchy Part 1

IAY 0600 Digital Systems Design

IBIS Specification Roadmap

DUT vs DIA Device Under Test vs Device In Action

Copyright © 2015, 2012, 2009 Elsevier Inc. All rights reserved.

Pin Reference Concerns Bob Ross, Teraspeed Labs

Learn to combine like terms in an expression.

Use Distributive Property 4(x + 5) -3(7-2x) + 2x (-6x+8)5

Michael Mirmak Intel Corp. May 21, 2007

Ground Recommendations Review of Recent Discussion

IBIS 6.2 Editorial Resolutions

Presentation transcript:

IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link2 Original ICM-IBIS Proposal Too Complex Original ICM-IBIS proposals (“BIRD100”) Permitted ICM with “classic” IBIS Allowed complex package paths for IBIS 3.2/4.0 structures Sketched out [External Circuit], [External Model] support Need to simplify proposal Tool vendor discomfort at [Pin] changes [Pin Mapping] complicates classic IBIS support Size of resulting BIRD would have been very large

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link3 [External Circuit] Linking ICM to IBIS [E. Circuit] Use [Node Declarations] to list internal ICM map pin names |**************************************** [Node Declarations] |Die pads OR PIN NAMES A1, A2, A3, A4 buff1, buff2, buff3, buff4 [End Node Declarations] |**************************************** [ICM Pin Map] Example1_external Pin_order Row_ordered Num_of_columns = 4 Num_of_rows = 1 Pin_list |Pin Name A1AD2 A2AD5 A3AD7 A4GND Only downsides: Names must be matched; arbitrary packages not reusable Both sides of ICM interconnect are mapped [ICM Pin Map] Example1_internal Pin_order Row_ordered Num_of_columns = 4 Num_of_rows = 1 Pin_list |Pin Name buff1AD2 buff2 AD5 buff3 AD7 buff4 GND IBIS ICM (IIRD8)

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link4 Simplification Proposals No update to [Pin] No support of multiple paths under “classic IBIS” Weak support of ICM with [Pin Mapping] No “dot syntax” ICM can only be used with… [External Circuit] through [Node Declarations] [Model]/[E. Model] through 1-to-1 package descriptions Assumptions No integrated parser [Pin Mapping] connects packages to buffers

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link6 BACKUP

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link7 Four Cases We must handle these four cases to be complete Case 1 – ICM expresses coupling [External Model] Digital Port ICM Pin A1 Pin B1 Pin C1

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link8 Four Cases Case 2 – Wired-or or “mux” connections Multiple pins, single [Model] [External Model] Digital Port ICM Pin A1 Pin B1 Pin C1

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link9 Four Cases Case 3 – Coupling & power distribution Single model, single signal pin No different than Case 2, from [Pin] perspective [External Model] Digital Port ICM POWER Pin A1 GND

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link10 Four Cases Case 4 – Wired-or or “mux” connection Single pin, multiple [Model]s [External Model] Digital Port ICM Pin A1

* Other brands and names may be the property of others ICM and IBIS Interfacing: Simple Link11 Four Cases Case 4a – Wired-or or “mux” connection Single pin, multiple [Model]s Variation: where are the package t-lines linked? [External Model] Digital Port ICM Pin A1