Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March 2007 1 TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -

Slides:



Advertisements
Similar presentations
12-18 September 2005Gueorgui ANTCHEV 1 A data readout module for the TOTEM experiment Anelli G. 1, Antchev G. 1, 2, Aspell P. 1, Chalmet P. 3, Da Silva.
Advertisements

RoD set-up for the TileCal testbeam, 2003 period. 9th Workshop on Electronics for LHC Experiments Amsterdam, 30 september 2003 Jose Catelo, Cristóbal Cuenca,
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
1 Beam test at DESY Date: 01/12 – 19/12 Place: DESY, Testbeam area 24 Time schedule and more information available:
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
DAQ Status. F.S. Cafagna, Coll. Meeting 16 March Hardware  In 555, one equipped crate for VME readout  top crate  9U crate  Power Supply 
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
By Charles BrainG4GUO 2012 BATC CONVENTION DATV-Express.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
A PCI Card for Readout in High Energy Physics Experiments Michele Floris 1,2, Gianluca Usai 1,2, Davide Marras 2, André David IEEE Nuclear Science.
Saverio MINUTOLITOTEM Trigger Meeting 12 January ~6k wires VFAT2 CSC T1 ARM 1 8 x ~6k wires VFAT2 CSC T1 ARM 1 8 x2 1 x2x15 30 T1 TRG_TOTFED.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
TTP Related SW December 4th 2007 Juha Petäjäjärvi December 4th 2007 Juha Petäjäjärvi Totem Test Platform.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
T1 hardware Detector Control System, OK several automates have been added, LV and HV sequences. FSM manages transition between Busy, ON and OFF states.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Fast feedback, studies and possible collaborations Alessandro Drago INFN-LNF ILCDR07 Damping Rings R&D Meeting 5-7 March 2007.
Software Standard CMS FEC software for the control part We have been advised to look for a shortcut in order to give triggers to the VFAT via the FEC –We.
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair, J. Dawson, G. Drake, W. Haberichter, J. Schlereth, M. Abolins, Y. Ermoline, B. G.
Ervin DÉNES Collab Meeting, 23 – Emulating TOTEM Front-End Driver for trackerDAQ sw.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Firmware (1) Firmware: - 3 different ALTERA FPGA’s Cyclone Stratix Stratix.
Walter Snoeys – CERN – PH – ESE – ME –TOTEM October 2009 TOTEM Electronics Status.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
Saverio MINUTOLITOTEM Electronics W.G., 9 December T1 electronics status.
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – TOTEM Front End Driver VME64x Host Board OptoRX Firmware.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
Walter Snoeys – CERN – PH – ESE – ME –TOTEM June 2008 Electronics WG Report TOTEM Electronics’ Status.
DHH at DESY Test Beam 2016 Igor Konorov TUM Physics Department E18 19-th DEPFET workshop May Kloster Seeon Overview: DHH system overview DHE/DHC.
Initial check-out of Pulsar prototypes
The Totem trigger architecture The LONEG firmware archtecture
TOTEM Collaboration Meeting June 2007
Production Firmware - status Components TOTFED - status
CCS Hardware Test and Commissioning Plan
Update on CSC Endcap Muon Port Card
CSC EMU Muon Port Card (MPC)
Totem Readout using the SRS
T1 Electronic status Conclusions Electronics Cards:
same for both sectors 45 and 56
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
The digital read-out for the CSC system of the TOTEM experiment at LHC
Example of DAQ Trigger issues for the SoLID experiment
Overview of T1 detector T1 is composed by 2 arms
Tests Front-end card Status
The digital read-out for the CSC system of the TOTEM experiment at LHC
Presentation transcript:

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications - “T2 Hybrid” and Detector Tests - “RP Hybrid” Test Current Status - Hardware Modules Test System Conclusions

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 Overview, Block Diagram, Characteristics Main Characteristics: Control and Readout of - Up to 16 “T2 Hybrids" and up to 2 “RP Hybrids”; Store and Present Data - Readout and Monitor Software S-Link OptoRX 12 fibers 1 Ext. Trigg T2 up to 16 hybrids Transition Board In RP RP up to 2 hybrids Out RP Clock to INIT OptoRX NIM Crate Trigger Readout PC FECFEC VME Crate CPUCPU DOHM Out DOHM In DOHM Counting Room Control PC Transition Board CCUM DCU Out T2 VFAT Emulator GOH’s In T2 1 Data Packets Clock LVDS Trigger Control Loop 40MHz clock CCUM DCU VFAT Emulator GOH’s 4 VFAT’s + DCU 1 VFAT Detector Area

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March Applications (1) Up to 16 T2 Hybrids 8 with + 8 w/o Trigger bits …….... To DOHM From DOHM “T2 Hybrid” and Detector Tests T1 Clock Data Fiber

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March Applications (2) Transition Board RP Hybrid Tested up to now: RP Hybrid #1 (rig) Chip ID # - VFAT 1 - F3FB - VFAT 2 - F3F1 - VFAT FB - VFAT 4 - F3EF - DCU - 83F55B - FPGA - CAFE RP Hybrid #2 (rig) Chip ID # - VFAT 1 - N.A. - VFAT 2 - F3FD - VFAT FD - VFAT EF - DCU - 83F153 - FPGA - CAFÉ RP Hybrid #3 (flex) Chip ID # - VFAT 1 - F2C5 - VFAT 2 - N.A. - VFAT 3 - F2D7 - VFAT D7 - DCU ED - FPGA - CAFE “RP Hybrid” Test To DOHM From DOHM T1 Clock Data Fiber

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March Current Status (1) “Transitions Module” – 3pcs. - 2 for T2 & T1; - 1 for RP; “VFAT Emulator” – 3pcs. - 2 equipped with 5 GOH; - 1 with 1 GOH – repaired; “GEM Hybrid” - Ver.1 (old); - Ver.2; - Several used on T2 and T1; “RP Hybrid” – 3pcs. - 2 Ver.1 – solid PCB; - 1 Ver.2 – flex PCB “DOHM” - 1pc. “OptoRX” - 1pc. “S-Link64” - 1pc. “FEC + Controller + Crate - 1pc.

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March Firmware: - PLL and Clock Generation 40MHz; - T1 Commands; - Internal or External Trigger - DATA Input Buffer (FIFO); - Synch. With DATA Valid - TRIGGER Input Buffer (FIFO); - Use also for Trigger – CC logic - DATA and TRIGGER Output Buffers; - GOH Modules Control; - I2C interface Modes: - Internal Trigger/Commands and Pattern; - External Trigger/Data from VFAT Hybrids; - I2C Control Current Status (2) Test System in H8 now is: - Capable to Control and Readout “T2 Hybrid” and “RP Hybrid”; - Optimized for max of 4 fibers (4 x 16 VFAT Data Outputs);

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March Test System (in my office) Overview, Block Diagram, Characteristics This System now is: - Capable to Control and (with FPGA code modification) to Readout the “T2 Hybrid” and “RP Hybrid”; - Trigger Commands and Clock are I2C programmable; - Simple “USB I2C Controller” (from MIC group) to “TOTEM Setup” and FTDI Software; Up to 2 RP Hybrids T2 Hybrid VFAT Emulator + Transition Board Control / Readout PC Up to 16 T2 Hybrids I2C USB Adapter I2C USB FTDI program

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March Conclusions (1) TOTEM System in H8: - Capable to Control and Readout “T2 Hybrid” and “RP Hybrid”; - Optimized for max of 4 fibers (4 x 16 VFAT Data Outputs); - Complex and needs min. 2 persons (hardware + software) to run it: - Stable for short runs, but never tested for long (days for example); - Has unique hardware components temporary build (DOHM for example) to satisfy Test Beam ‘06 requirements; - Run only one time with T1 detector; - Inconvenient to test the hybrids - space, cleanness, store, materials, tools Test System for the Hybrids (T2,RP)? - Simple, portable and easy to use system is needed; - How much effort to build it (hardware + software) and when? - Ideas and proposals - do be discussed

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March Conclusions (2) TOTEM Electronics – now exist priorities as design of: - RP Motherboard + Mezzanines; - GEM Motherboard; - 11-th Card; - DOHM Card, etc…; - Testing of all this TOTEMINO ’07: - Electronics is very dependent from the goals foreseen (for example); - How many detectors? - How many channels per detector? - What we want to test?