R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.

Slides:



Advertisements
Similar presentations
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
Advertisements

Detector module development for the CBM Silicon Tracking System Anton Lymanets for the CBM collaboration Universität Tübingen, Kiev Institute for Nuclear.
Sci-Fi tracker for IT replacement 1 Lausanne 9. December 2010.
H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Belle-II Meeting Nov Nov Thomas Bergauer (HEPHY Vienna) Status of DSSD Sensors.
May 14, 2015Pavel Řezníček, IPNP Charles University, Prague1 Tests of ATLAS strip detector modules: beam, source, G4 simulations.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
The Intermediate Silicon Layers detector OUTLINE ISL inside CDFII Why the ISL? Conceptual Design Ladders and Spaceframe Rasnik Online Alignment System.
LHC SPS PS. 46 m 22 m A Toroidal LHC ApparatuS - ATLAS As large as the CERN main bulding.
Department of Physics VERTEX 2002 – Hawaii, 3-7 Nov Outline: Introduction ISE simulation of non-irradiated and irradiated devices Non-homogeneous.
The DØ Silicon Microstrip Tracker Frank Filthaut University of Nijmegen / NIKHEF NIKHEF, 4 August 2000.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
Pixel Sensors for ATLAS Sally Seidel University of New Mexico Pixel ‘98 8 May 1998.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
November 3-8, 2002D. Bortoletto - Vertex Silicon Sensors for CMS Daniela Bortoletto Purdue University Grad students: Kim Giolo, Amit Roy, Seunghee.
ATLAS SCT module performance: beam test results José E. García.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
05/11/06Sasha Pronko, Silicon Workshop II, UCSB1 PORTCARDs & DOIMs Sasha Pronko Fermilab.
Sensors for CDF RunIIb silicon upgrade LayerR min (cm)1 MeV eq-n cm * * * * * *10.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
David L. Winter for the PHENIX Collaboration PHENIX Silicon Detector Upgrades RHIC & AGS Annual Users' Meeting Workshop 3 RHIC Future: New Physics Through.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Ageing … Eric Kajfasz (CPPMarseille) D0 Workshop, Beaune, June 17, 2003 DØSMT.
High Density Interconnect (WBS 1.4.3) Extension Cables (WBS 1.4.4) Douglas Fields University of New Mexico Douglas Fields, FVTX DOE Review November 17,
LCFI Collaboration Status Report LCUK Meeting Oxford, 29/1/2004 Joel Goldstein for the LCFI Collaboration Bristol, Lancaster, Liverpool, Oxford, QMUL,
Production and Testing of the DØ Silicon Microstrip Tracker Frank Filthaut University of Nijmegen / NIKHEF For the DØ Collaboration NSS-MIC, October.
Installation and operation of the LHCb Silicon Tracker detector Daniel Esperante (Universidade de Santiago de Compostela) on behalf of the Silicon Tracker.
Minni Singla & Sudeep Chatterji Goethe University, Frankfurt Development of radiation hard silicon microstrip detectors for the CBM experiment Special.
Thomas Jefferson National Accelerator Facility Page 1 SVT – Review January Sensors for the Silicon Vertex Tracker Amrit Yegneswaran.
10-25 years of DØ FranceE. Kajfasz1 -France RunII RunIITracking Hard/Soft-ware with.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
1 Development of radiation hard microstrip detectors for the CBM Experiment Sudeep Chatterji GSI Helmholtz Centre for Heavy Ion Research DPG Bonn 16 March,
1 Fundamentals of Microstrip Silicon Detectors Tianchi Zhao University of Washington Introduction Semiconductor Basics Microstrip Detector Structures and.
8 July 1999A. Peisert, N. Zamiatin1 Silicon Detectors Status Anna Peisert, Cern Nikolai Zamiatin, JINR Plan Design R&D results Specifications Status of.
Mikhail Kubantsev - Kansas State University 1 Assembly of a Large Area Microstrip Silicon Tracker Some Experience of Construction of D0 SMT H- disk Silicon.
PMG, Aug 03, 2000 Slide 1 Schedule In preparation Done Started Done Started Half done.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
Swadhin Taneja Stony Brook University On behalf of Vertex detector team at PHENIX Collaboration 112/2/2015S. Taneja -- DNP Conference, Santa Fe Nov 1-6.
Michał Dwużnik, for the SCT collaboration
25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
Solid State Detectors for Upgraded PHENIX Detector at RHIC.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
Run Iib Workshop Dec 12-13, 2002 Silicon sensors procurement and quality assurance WBS Regina Demina Kansas State University.
On a eRHIC silicon detector: studies/ideas BNL EIC Task Force Meeting May 16 th 2013 Benedetto Di Ruzza.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
The DØ Silicon Microstrip Tracker (SMT) Breese Quinn, FNAL Vertex2001 September 24, 2001 (presented by Frank Lehner, Universitaet Zuerich) Design Production.
CBM Collaboration Meeting. GSI, Darmstadt CBM Silicon Tracking System. CBM-01 sensors characterization. V.M. Pugatch Kiev Institute for Nuclear.
The CMS Silicon Strip Tracker Carlo Civinini INFN-Firenze On behalf of the CMS Tracker Collaboration Sixth International "Hiroshima" Symposium on the Development.
Run2b Silicon Detector Design goals of Run2b Si system Stave design Silicon sensors Schedule K. Hara (U. Tsukuba)
D0 PMG, May 04, 2000 Slide 1 Schedule DØ SMT Status Report.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
ADC values Number of hits Silicon detectors1196  6.2 × 6.2 cm  4.2 × 6.2 cm  2.2 × 6.2 cm 2 52 sectors/modules896 ladders~100 r/o channels1.835.
I.Rashevskaya- SVT Meeting - Frascati SuperB SVT Strip Pairing: impact on the capacitance value Irina Rashevskaya, Luciano Bosisio, Livio.
Hybrid CMOS strip detectors J. Dopke for the ATLAS strip CMOS group UK community meeting on CMOS sensors for particle tracking , Cosenors House,
QA Tests Tests for each sensor Tests for each strip Tests for structures Process stability tests Irradiation tests Bonding & Module assembly Si detectors1272.
0 Characterization studies of the detector modules for the CBM Silicon Tracking System J.Heuser 1, V.Kyva 2, H.Malygina 2,3, I.Panasenko 2 V.Pugatch 2,
Atlas SemiConductor Tracker final integration and commissioning Andrée Robichaud-Véronneau Université de Genève on behalf of the Atlas SCT collaboration.
Tracking detectors/2 F.Riggi.
HEC I chip design Short summary (J.Bán).
Status of the CDF II silicon tracking system
SuperB SVT Definition of sensor design and z-side connection scheme
FNAL Production Experience
Silicon tracker and sensor R&D for sPHENIX
GLAST Large Area Telescope:
Vertex Detector Overview Prototypes R&D Plans Summary.
Presentation transcript:

R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage LASER tests  Electronics and readout  Mechanical Assembly  Production Testing  Summary and prospects  Installation in the spring of 2000

R. Lipton Vertex ‘98 Santorini, Greece D0SMT Components Major SMT Subsystems Single Sided Ladder (3 chip) Double Sided 2 o Ladder (9 chip) Double Sided 90 o Ladder (6 chip) H Disk (SS back-to-back) F Disk (DS)

R. Lipton Vertex ‘98 Santorini, Greece Barrel/Disk Module

R. Lipton Vertex ‘98 Santorini, Greece H DISK Silicon IR = 94.5 mm, OR = 236 mm at wedge centerlineSilicon IR = 94.5 mm, OR = 236 mm at wedge centerline Readout mounts on outer silicon detectorReadout mounts on outer silicon detector Wedges alternate between two surfaces of a central cooling/support channelWedges alternate between two surfaces of a central cooling/support channel Effective stereo angle = 15 oEffective stereo angle = 15 o

R. Lipton Vertex ‘98 Santorini, Greece F Disk Silicon IR = 26 mm, OR = mm at wedge centerlineSilicon IR = 26 mm, OR = mm at wedge centerline Readout mounts outboard of silicon, which allows disk to fit within a gap of 8 mmReadout mounts outboard of silicon, which allows disk to fit within a gap of 8 mm Wedges alternate between two surfaces of a central cooling/support channel (beryllium)Wedges alternate between two surfaces of a central cooling/support channel (beryllium) Effective stereo angle = 30 degreesEffective stereo angle = 30 degrees p-side Trace angle = -15 o with respect to wedge centerline Pitch = 50 μmp-side Trace angle = -15 o with respect to wedge centerline Pitch = 50 μm n-side Trace angle = +15 o with respect to wedge centerline Pitch = 62.5 μmn-side Trace angle = +15 o with respect to wedge centerline Pitch = 62.5 μm

R. Lipton Vertex ‘98 Santorini, Greece Capacitor Studies  In a double sided detector with grounded electronics, coupling capacitor breakdown will limit the lifetime of the detector.  Studies  Eliminate “black hole” effect in the SVX chip by bypassing parasitic transistor at the input (see VTX ‘96)  Effect of wirebonding on capacitor breakdown  5-10% of capacitors fail at V after bonding (normally V bd =140V) on SS detectors  No excess failures see on DS detectors with PECVD layer

R. Lipton Vertex ‘98 Santorini, Greece n-side Capacitor Studies  When electronics are connected to the n-side of a detector with shorted capacitors we see an anomalous current from the amplifier input  Current is reduced when electronics is disconnected  Effect seen on n-side only  Caused by forward bias of the p-stop n junction

R. Lipton Vertex ‘98 Santorini, Greece n-side Capacitor Studies

R. Lipton Vertex ‘98 Santorini, Greece Irradiation Studies  Expect ~1 Mrad exposure for the inner layer per 4fb 1  Irradiation with  8 GeV Protons from the Fermilab booster  1 MeV Neutrons (Lowell Mass.)  Study  Evolution of deletion characteristics  Performance of detector and electronics

R. Lipton Vertex ‘98 Santorini, Greece Irradiation Studies Cluster size

R. Lipton Vertex ‘98 Santorini, Greece Irradiation Studies noise

R. Lipton Vertex ‘98 Santorini, Greece H Disk Irradiation Depletion voltage (volts) N eff (10 11 /cm 3 ) Neutron fluence (10 13 /cm 2 )

R. Lipton Vertex ‘98 Santorini, Greece Neutron Studies Detector Studies using ~1 MeV neutron source

R. Lipton Vertex ‘98 Santorini, Greece Irradiation Studies LASER Plateau

R. Lipton Vertex ‘98 Santorini, Greece Detector Production  Five detector types - 3-chip, 9-chip, 6-chip, F wedge, H wedge.  All radiation testing complete  laser and cosmic ray studies  Measure in-situ rise times  charge sharing distributions  Probe testing  100 V capacitor breakdown test on each channel  CV or alpha test to measure depletion  IV Test  Spot checks on  Interstrip resistance  Coupling capacitance  Strip currents

R. Lipton Vertex ‘98 Santorini, Greece Micron Detector Delivery Needed for schedule Needed for schedule

R. Lipton Vertex ‘98 Santorini, Greece Readout System

R. Lipton Vertex ‘98 Santorini, Greece D0SMT - Electronics  SVXII Chip - done and tested  Most issues involve bypassing and clock quality  Needs careful hybrid(HDI) design  HDIs - delivery pacing production  Single layer flex 4 mil pitch, 2 mil vias  Cables:  low mass, good frequency response (53 Mhz), low attenuation, no reflections, no radiation of clock signal to the calorimeter, fits in the allowed space.  High impedance stripline  3 segments  low mass section of varying length  low mass fixed length  “high mass” high quality section  System tests underway now

R. Lipton Vertex ‘98 Santorini, Greece Where we were “burned”  HDI flex circuit - good prototypes but no good production circuits  Find reliable company (Dyconex)  pay extra $$$  Detector delivery - ordered detectors 2 years early but waited for BABAR, H1…  still a serious problem  Cables  low mass, high impedance striplines are difficult  pay extra $$$  But we are now in production and expect to be on schedule

R. Lipton Vertex ‘98 Santorini, Greece Mechanical Systems  Design Philosophy  Build planar assemblies (ladders, wedges, disks) precisely under (Zeiss) CMM  Use mechanical tolerances to determine ladder placement in barrel (~15  m)  Minimum Mass  Be support structures  Carbon fiber overall support

R. Lipton Vertex ‘98 Santorini, Greece Ladder Assembly

R. Lipton Vertex ‘98 Santorini, Greece Module Assembly

R. Lipton Vertex ‘98 Santorini, Greece

R. Lipton Vertex ‘98 Santorini, Greece Ladder Assembly  Match notches in Be support to posts in bulkhead  15 micron tolerance on Notched and posts  2 micron tolerances achieved in ladders Detector fiducials relative to beryllium notches Transverse offset from nominal (μm)

R. Lipton Vertex ‘98 Santorini, Greece Rise Time Studies Use LASER to excite SSD, Monitor preamp

R. Lipton Vertex ‘98 Santorini, Greece Production Testing  HDI Burn-in  Encapsulation  HDI Spot-check  Ladder assembly  Ladder Spot-check  Ladder repairs  Ladder burn-in  LASER Test  Insertion into detector

R. Lipton Vertex ‘98 Santorini, Greece Laser Testing Channel uniformity

R. Lipton Vertex ‘98 Santorini, Greece Laser Testing Channel Gains

R. Lipton Vertex ‘98 Santorini, Greece Ladder and HDI

R. Lipton Vertex ‘98 Santorini, Greece Summary  We have achieved:  low mass flex/beryllium hybrids  SVX II chip, 53 MHz readout  Minimal dead area  Precise construction  A workable double sided design for “moderate” radiation doses  Now we just have to build another 787,968 channels