M.N Minard Trigger Validation Board Status Cyril Drancourt, Pierre-Yves David,Victor Coco, M.N Minard - Production status - TVB tests on Cryo side.

Slides:

Advertisements

Similar presentations

Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.

Advertisements

Alice EMCAL meeting, July EMCAL jet trigger status Olivier BOURRION LPSC, Grenoble.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Trigger Validation Board PVSS panels tutorial 1. TVB components 2 FPGA controls :  FPGA HCAL hadron trigger  FPGA EPPI electron, photon, pi0, Global.

M.N Minard SPD cabling overview SPD cable chain & tray SPD cable chain & tray Motorisation PS/SPD Motorisation PS/SPD Work on PS Work on PS.

CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France LHCb upgrade meeting Tests tools Status for Analog and Digital parts  Tools to test.

MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)

Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.

Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.

Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.

Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 16 September 2003 Optical link in Calorimeter DAQ: Link FEE(CROC)

Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!

S. Dasu, University of Wisconsin September Regional Calorimeter Trigger Outline: Status of Prototypes Plans for Production Testing Plans for Integration,

Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.

Dec. 19, 2006TELL1 commissioning for Calorimeters 1 TELL1 commissioning for calorimeters ■ Reminder ■ TELL1 status ■ ECS for TELL1- PVSS panels ■ Firmware.

1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.

Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.

Laurent Locatelli LHCb CERN Calo commissioning meeting 16th April 2008 Trigger Validation Board PVSS control status 1.

TTCrx Issues M.Matveev Rice University December 17, 2009.

Testing of Latch-TDC Da-Shung Su Jia-Ye Chen, Hsi-Hung Yao, Su-Yin Wang, Ting-Hua Chang, Wen-Chen Chang 2011/07/13.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

22/11/2005A. Blas1 DSP Board data bus timing There are two types of data transfer within the DSP board: Lead by the DSP Lead by the VME master. A dedicated.

FDR of the End-cap Muon Trigger Electronics 1/Mar./04

Adapting the LHC 1TFB electronic circuit to other equipments The candidates are: PS 1TFB PS TFB PS CBFB PSB TFB PSB 1TFB 1 Alfred Blas Working group meeting.

1 LHCb CALO meeting Anatoli Konoplyannikov [ ITEP / LAPP ] Introduction Status bits of the LHCb readout supervisor ODIN HVSB board specification.

US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.

S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

1/5 ECAL/HCAL Front-end status Calorimeter Meeting Frédéric Machefert Wednesday February 9 th, 2011.

Slide 1 / 14 PSFEB Status Report LHCb Clermont Production Test preview of the PreShower Front-End Boards February the 1 rst, 2007.

MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.

W. Smith, U. Wisconsin, US CMS DOE/NSF Review, September 2004 Trigger Report - 1 CSC Trigger Muon Port Card & Sector Processor in production Mezzanine.

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.

SPD status and last operations A. Carboni, A. Comerma, D. Esperante, E. Picatoste et al. 08SEP2009Calo meeting1.

Trigger Tests Patrick Robbe, LAL Orsay, 8 Feb 2012.

Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)

D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’

Upgrade: Calo Trigger Calorimeter detector 20 Link = 4 copper wire Serial LVDS 280Mhz 32

CSC Ops/DPG meeting, 05-Oct-2011 Hauser1 ALCT boards for ME4/2 etc.

Errors Detection and Reporting L0DU Hervé Chanal, Olivier Deschamps, Régis Lefèvre, Magali Magne, Pascal Perret LPC Clermont-Ferrand - Université Blaise.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Calorimeter global commissioning: progress and plans Patrick Robbe, LAL Orsay & CERN, 25 jun 2008.

S.MonteilPS COMMISSIONING1 MaPMT-VFE-FE ELECTRONICS COMMISSIONING AND MONITORING. OUTLINE 1)Ma-PMT TEST BENCHES MEASUREMENTS 2)VFE AND FE ELECTRONICS FEATURES.

Piquet report Pascal, Yuri, Valentin, Tengiz, Miriam Calorimeter meeting 16 March 2011.

Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,

1 L0Calo ECS. 2 Introduction L0Calo consists in several boards: –In the cavern: Front-End Boards, Trigger Validation Boards and SPD Multiplicity Boards.

Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.

13 June 2006 R. Bonnefoy, C. Carloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M.-L. Mercier, S. Monteil, P. Perret LPC Clermont PS Front-End Electronics.

M.N Minard Trigger Validation Board Tests and Implantation Cyril Drancourt, Pierre-Yves David,Victor Coco, Thomas Chouvion,M.N Minard - Production status.

Novosibirsk, September, 2017

T1 Electronic status Conclusions Electronics Cards:

FIT Front End Electronics & Readout

Latches and Flip-flops

New Discriminator Board Test

Tests Front-end card Status

SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.

Sector Processor Status Report

Presentation transcript:

M.N Minard Trigger Validation Board Status Cyril Drancourt, Pierre-Yves David,Victor Coco, M.N Minard - Production status - TVB tests on Cryo side

M.N Minard Production status - 35 cards tested in lab with version 5.3 (14/09/07) -V5.3 change clock treatment - 14 functionning on Cryo side - 14 ready to equip side A - 3 spares OK - 1 TVB OK no mezzanine - 3 TVB cards under study (ram cannot be read) - 3 mezzanines with problem

M.N Minard Cryo Side Installation - 14 TVB cards installed since 24 of September - Tested in situ - Scan of delay chip for ECAL entries - Scan of delay chip for HCAL entries - Scan of delay chip for PS entries ( in progress) V4.1 September ns Allowed window width V5.3 Used

M.N Minard Comparison labo / pit - Ecal channels - For the processing at the pit some channels are not used -> wider range

M.N Minard Delay Chip range allowed ns HCALEPPIHCALEPPI Rising edge Transfert trough mezzanine Falling edge Allowed range Hcal EPPI ns Rising front preferred for EPPI FPGA

M.N Minard Scan HCAL inputs to TVB 2 patterns to test all address and energy bits _ Rising front: 8 delay chip position forbidden for each front -> always a solution Same test being done with PS. To adjust overall synchro need to adjust BCID from the same ODIN

M.N Minard PVSS for TVB - Basic Version developped & installed by Stéphane T. is working. -Load TVB register. -Load LUT from specific file. Solution to be improved - More panels to be developped ( read & diplay the spy memories)