ICC Module 3 Lesson 2 – Memory Hierarchies 1 / 14 © 2015 Ph. Janson Information, Computing & Communication Memory Hierarchies – Clip 5 – Reading School.

Slides:



Advertisements
Similar presentations
SE-292 High Performance Computing
Advertisements

SE-292 High Performance Computing Memory Hierarchy R. Govindarajan
1 Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers By Sreemukha Kandlakunta Phani Shashank.
Lecture 8: Memory Hierarchy Cache Performance Kai Bu
Topics covered: Memory subsystem CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
Cache Here we focus on cache improvements to support at least 1 instruction fetch and at least 1 data access per cycle – With a superscalar, we might need.
Caches J. Nelson Amaral University of Alberta. Processor-Memory Performance Gap Bauer p. 47.
Caching I Andreas Klappenecker CPSC321 Computer Architecture.
Chapter 1 and 2 Computer System and Operating System Overview
Module I Overview of Computer Architecture and Organization.
Computer Orgnization Rabie A. Ramadan Lecture 7. Wired Control Unit What are the states of the following design:
1 Cache coherence CEG 4131 Computer Architecture III Slides developed by Dr. Hesham El-Rewini Copyright Hesham El-Rewini.
The KS3 online test -The file management software.
Operating systems, lecture 4 Team Viewer Tom Mikael Larsen, Thursdays in D A look at assignment 1 Brief rehearsal from lecture 3 More about.
Computer Architecture Memory organization. Types of Memory Cache Memory Serves as a buffer for frequently accessed data Small  High Cost RAM (Main Memory)
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 January Session 2.
SYNAR Systems Networking and Architecture Group CMPT 886: Computer Architecture Primer Dr. Alexandra Fedorova School of Computing Science SFU.
Time Parallel Simulations I Problem-Specific Approach to Create Massively Parallel Simulations.
ICC Module 3 Lesson 5 – IT Security 1 / 4 © 2015 Ph. Janson Information, Computing & Communication Security – Clip 0 – Introduction School of Computer.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 26 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 1 – Assembler.
Computer Science and Engineering Parallel and Distributed Processing CSE 8380 April 5, 2005 Session 22.
Parallel and Distributed Simulation Time Parallel Simulation.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 12 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 6 – Logic parallelism.
Lecture#15. Cache Function The data that is stored within a cache might be values that have been computed earlier or duplicates of original values that.
ICC Module 3 Lesson 5 – IT Security 1 / 4 © 2015 Ph. Janson Information, Computing & Communication Security – Clip 2 – Privacy School of Computer Science.
ICC Module 3 Lesson 2 – Memory Hierarchies 1 / 13 © 2015 Ph. Janson Information, Computing & Communication Memory Hierarchies – Clip 9 – Locality School.
ICC Module 3 Lesson 4 – Networking 1 / 8 © 2015 Ph. Janson Information, Computing & Communication Networking – Clip 4 – Switching School of Computer Science.
Multilevel Caches Microprocessors are getting faster and including a small high speed cache on the same chip.
ICC Module 3 Lesson 2 – Memory Hierarchies 1 / 9 © 2015 Ph. Janson Information, Computing & Communication Memory Hierarchies – Clip 1 – Technologies School.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 March 20, 2008 Session 9.
ICC Module 3 Lesson 4 – Networking 1 / 16 © 2015 Ph. Janson Information, Computing & Communication Networking – Clip 3 – Protocol encapsulation School.
ICC Module 3 Lesson 2 – Memory Hierarchies 1 / 6 © 2015 Ph. Janson Information, Computing & Communication Memory Hierarchies – Clip 2 – Concept School.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 9 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 7 – Architectural.
ICC Module 3 Lesson 4 – Networking 1 / 9 © 2015 Ph. Janson Information, Computing & Communication Networking – Clip 6 – Internet addressing School of.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 12 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 5 – Memory Circuits.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 February Session 13.
ICC Module 3 Lesson 3 – Storage 1 / 6 © 2015 Ph. Janson Information, Computing & Communication Storage – Clip 1 – Principles School of Computer Science.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 13 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 2 – Von Neumann.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 6 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 3 – Instruction.
ICC Module 3 Lesson 4 – Networking 1 / 4 © 2015 Ph. Janson Information, Computing & Communication Networking – Clip 0 – Introduction School of Computer.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 11 © 2015 Ph. Janson Information, Computing & Communication Module 3 : Systems.
CAM Content Addressable Memory
Constructive Computer Architecture Realistic Memories and Caches Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology.
ICC Module 3 Lesson 3 – Storage 1 / 4 © 2015 Ph. Janson Information, Computing & Communication Storage – Clip 0 – Introduction School of Computer Science.
SYNAR Systems Networking and Architecture Group CMPT 886: Computer Architecture Primer Dr. Alexandra Fedorova School of Computing Science SFU.
ICC Module 3 Lesson 2 – Memory Hierarchies 1 / 25 © 2015 Ph. Janson Information, Computing & Communication Memory Hierarchies – Clip 8 – Example School.
CS422 Principles of Database Systems Buffer Management Chengyu Sun California State University, Los Angeles.
Cache Data Compaction: Milestone 2 Edward Ma, Siva Penke, Abhijeeth Nuthan.
Computer Orgnization Rabie A. Ramadan Lecture 9. Cache Mapping Schemes.
Computer Architecture Lecture 25 Fasih ur Rehman.
CSCI2510 Tutorial 5 Introduction to Cache Zong Wen
Lecture 5 Cache Operation
Computer Organization
Input/Output.
Exploiting Memory Hierarchy Chapter 7
Lecture 21: Memory Hierarchy
Lecture 21: Memory Hierarchy
CMPT 886: Computer Architecture Primer
Chapter 5 Memory CSE 820.
تكملة الوحدة الاولى الفصل الثاني بالكتاب للاطلاع ثم الفصل الثالث التخطيط لبناء الاختبارات التحصيلية الفصل الثالث من الكتاب (87-164)
Interconnect with Cache Coherency Manager
Computer System Design (Processor Design)
CMSC 611: Advanced Computer Architecture
Memory Systems CH008.
Slides developed by Dr. Hesham El-Rewini Copyright Hesham El-Rewini
This module covers the following topics.
COSC 1306 COMPUTER SCIENCE AND PROGRAMMING THE FIFTH ASSIGNMENT
Notes on: Cache Comparison Problem
Presentation transcript:

ICC Module 3 Lesson 2 – Memory Hierarchies 1 / 14 © 2015 Ph. Janson Information, Computing & Communication Memory Hierarchies – Clip 5 – Reading School of Computer Science & Communications B. Falsafi (charts), Ph. Janson (commentary)

ICC Module 3 Lesson 2 – Memory Hierarchies 2 / 14 © 2015 Ph. Janson Outline ►Clip 1 – TechnologiesClip 1 ►Clip 2 – ConceptClip 2 ►Clip 3 – PrincipleClip 3 ►Clip 4 – ImplementationClip 4 ►Clip 5 – Reading memoryClip 5 ►Clip 6 – Writing memoryClip 6 ►Clip 7 – Cache management – the Least Recently Used algorithmClip 7 ►Clip 8 – A simulated exampleClip 8 ►Clip 9 – LocalityClip 9 First clipPrevious clipNext clip

ICC Module 3 Lesson 2 – Memory Hierarchies 3 / 14 © 2015 Ph. Janson 6 questions follow ►Q1: how does the processor read a word ?  Q1.a: when the word is in the cache ?  Q1.b: when the word is out of the cache ? ►Q2: how does the processor write a word ?  Q2.a: when the word is in the cache ?  Q2.b: when the word is out of the cache ? ►Q3: what happens when the cache is full ? ►Q4: what happens when a cache block to be replaced has been modified ? Cache Main memory Processor

ICC Module 3 Lesson 2 – Memory Hierarchies 4 / 14 © 2015 Ph. Janson Q1.a: how does the processor read a word when it is in cache? 1. The processor sends a read command to the cache Cache Main memory Processor address 9

ICC Module 3 Lesson 2 – Memory Hierarchies 5 / 14 © 2015 Ph. Janson Q1.a: how does the processor read a word when it is in cache? 2. The cache sees that the requested word is present Cache Main memory Processor

ICC Module 3 Lesson 2 – Memory Hierarchies 6 / 14 © 2015 Ph. Janson Q1.a: how does the processor read a word when it is in cache? 3. The cache sends back the content of the requested word Cache Main memory Processor 17

ICC Module 3 Lesson 2 – Memory Hierarchies 7 / 14 © 2015 Ph. Janson 5 questions remain ►Q1: how does the processor read a word ?  Q1.a: when the word is in the cache ?  Q1.b: when the word is out of the cache ? ►Q2: how does the processor write a word ?  Q2.a: when the word is in the cache ?  Q2.b: when the word is out of the cache ? ►Q3: what happens when the cache is full ? ►Q4: what happens when a cache block to be replaced has been modified ? Cache Main memory Processor

ICC Module 3 Lesson 2 – Memory Hierarchies 8 / 14 © 2015 Ph. Janson Q1.b: how does the processor read a word out of cache? 1. The processor sends a read command to the cache Cache Main memory Processor address 2

ICC Module 3 Lesson 2 – Memory Hierarchies 9 / 14 © 2015 Ph. Janson Q1.b: how does the processor read a word out of cache? 2. The cache sees that the requested word is NOT present Cache Main memory Processor

ICC Module 3 Lesson 2 – Memory Hierarchies 10 / 14 © 2015 Ph. Janson Q1.b: how does the processor read a word out of cache? 3. Absence of the word causes a so-called “cache (de)fault” Cache Main memory Processor

ICC Module 3 Lesson 2 – Memory Hierarchies 11 / 14 © 2015 Ph. Janson Q1.b: how does the processor read a word out of cache? 4. The cache sends the main memory a command to read the block containing the requested word Cache Main memory Processor Read block 0

ICC Module 3 Lesson 2 – Memory Hierarchies 12 / 14 © 2015 Ph. Janson Q1.b: how does the processor read a word out of cache? 5. The main memory sends back the requested block Cache Main memory Processor

ICC Module 3 Lesson 2 – Memory Hierarchies 13 / 14 © 2015 Ph. Janson Q1.b: how does the processor read a word out of cache? 6. The cache saves the received block and its main memory address Cache Main memory Processor

ICC Module 3 Lesson 2 – Memory Hierarchies 14 / 14 © 2015 Ph. Janson Q1.b: how does the processor read a word out of cache? 7. The cache sends the requested word back to the processor Cache Main memory Processor 100