SEU WG, TWEPP 2011 1 SEU mitigation in GBT On behalf of GBT team Circuit design: TMR Full-custom/High Speed Configuration Registers Protocol Some results.

Slides:



Advertisements
Similar presentations
Giuseppe De Robertis - INFN Sez. di Bari 1 SEU – SET test structures.
Advertisements

IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
1January 18, 2006irk Rich Katz, Grunt Engineer NASA Office of Logic Design Some SEE Testing Considerations for the RTAX-S Series Devices.
C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.
End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
Single Event Upsets (SEUs) – Soft Errors By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M University, College.
April 30, Cost efficient soft-error protection for ASICs Tuvia Liran; Ramon Chips Ltd.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.
Embedded Systems Laboratory Informatics Institute Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil SRC TechCon 2005 Portland, Oregon,
Follow-up meeting of the Administrative Agreement between FCT and CERN Vicente Leitão, Pedro (PH/ESE-ME, joined in May 2013) Supervisor: Moreira, Paulo.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
Institute of Experimental and Applied Physics Czech Technical University in Prague 11th December 2007 Michal Platkevič RUIN Rapid Universal INterface for.
On behalf of the GBT team
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Paulo Moreira November 2010 CERN
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Versatile Link FPGA-based Bit-Error-Ratio Tester for SEU-hardened Optical Links Csaba SOOS, Stéphane DETRAZ, Sérgio SILVA, Paulo MOREIRA, Spyridon PAPADOPOULOS,
GBT Interface Card for a Linux Computer Carson Teale 1.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
The GBT A single link for Timing, Trigger, Slow Control and DAQ in experiments A. Marchioro CERN/PH-MIC.
J. Christiansen, CERN - EP/MIC
SEE effects in deep submicron technologies F.Faccio, S.Bonacini CERN-PH/ESE SEE TWEPP2010.
Irradiation Test of the Omegapix2 Digital Tier May 18-22, 2015, CERN Olivier Le Dortz, LPNHE Paris Juin 2015.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.
ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.
GBT, an integrated solution for data transmission and TTC distribution in the SLHC Perugia, 17 May 2006 A. Marchioro, P. Moreira, G. Papotti CERN PH-MIC.
The Radiation Hard GBTX Link Interface Chip
GBT Project Paulo Moreira November 2010 CERN. Outline GBT Project Status: GBT project overview Radiation hard link GBT link bandwidth The GBT chipset.
Paulo Moreira April 2011 CERN
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
EKT 221 : Digital 2 Serial Transfers & Microoperations Date : Lecture : 2 hr.
Paulo Moreira On behalf of the GBT collaboration 2015 – 02 – 23
09/02/20121 Delay Chip Prototype & SPI interface Joan Mauricio La Salle (URL) 15/02/2013.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
SEU WK summary. Technology comparison Sandro Bonacini - PH/ESE nm seems to saturate at a cross-section 3.4× less than 130nm.
HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.
2004 MAPLD, Paper 1008 Sanders 1 Radiation-Hardened re-programmable Field- Programmable Gate Array (RHrFPGA) A.B. Sanders 1, K.A. LaBel 1, J.F. McCabe.
Presented by Anthony B. Sanders NASA/GSFC at 2004 MAPLD Conference, Washington, DC April 27-29, Radiation-Hardened re-programmable Field- Programmable.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
Low Power GBT CMS Tracker Oriented Preliminary Design Specification A. Marchioro, P. Moreira Nov 2011.
LPNHE - Serial links for Control in 65nm CMOS technology - 65nm CMOS - Higher density, less material, less power - Enhanced radiation hardness regular.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
PicoTDC architecture & Readout Jorgen Christiansen, PH-ESE 1.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Chandrasekhar 1 MAPLD 2005/204 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan.
MAPLD 2005/213Kakarla & Katkoori Partial Evaluation Based Redundancy for SEU Mitigation in Combinational Circuits MAPLD 2005 Sujana Kakarla Srinivas Katkoori.
Implementing the GBT data transmission protocol in FPGAs
Ketil Røed University of Bergen - Department of Physics Ketil Røed MSc student, microelectronics University of Bergen Norway Irradiation tests of Altera.
CFTP ( Configurable Fault Tolerant Processor )
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
GBT-FPGA Tutorial Tips & Tricks 27/06/2016
NSW Electronics workshop, November 2013
On Behalf of the GBT Project Collaboration
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
The MDT TDC ASIC Development
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Test Bench for Serdes Radiation Qualification
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
Silicon pixel detectors and electronics for hybrid photon detectors
Presentation transcript:

SEU WG, TWEPP SEU mitigation in GBT On behalf of GBT team Circuit design: TMR Full-custom/High Speed Configuration Registers Protocol Some results with heavy ions Ken Wyllie, CERN

SEU WG, TWEPP GBT-SERDES (prototype GBTX) 4.8 Gbit/s serial data 60-bit I/O bus 160 MHz Parallel Out Parallel In/ PRBS Control Logic Phase Shifter dIn [29:0] txClock dOut [29:0] rxClock I2C JTAG RST ClkOut[3:0] Serial input DES Clock Generator Clock ref SER Serial out 120 Digital Core 4.8 Gbit/s serial data Full customSynthesised standard cells Loopback Ken Wyllie, CERN

SEU WG, TWEPP Triple-voting in standard cell logic Voter clockA resetA clockB resetB clockC resetC outA outB outC Three independent clock trees Three data paths with voters after every register stage Ken Wyllie, CERN

SEU WG, TWEPP Full-custom/High Speed, Config Regs PLL VCOs: enlarge transistor sizes & bias with larger currents => reduce sensitivity to transients (& hence induced jitter) Traditional voting => high propagation delays (4.8 GHz not achievable) => Use ‘transistor-voting’ inside custom flip-flops Configuration Registers Use design from GBLD chip (no clock) Voting gates generate a clock pulse to re-latch correct value Reference: O. Cobanoglu, ‘A radiation tolerant 4.8Gb/s serialiser for the GBT’, TWEPP 2009 Ken Wyllie, CERN

SEU WG, TWEPP Protocol 120-bit 40MHz = 4.8 Gbit/s FEC encoder FEC Forward Error Correction: detect & correct errors (Reed-Solomon code) Motivation: error bursts in PIN diode in receiver Ken Wyllie, CERN

6 SEU tests of GBT Test at Louvain-La-Neuve, Belgium Heavy Ion Facility (cyclotron) Ne (no upsets) Ar (some upsets) Ni (many upsets) Corrections to LET necessary: back-side of chip exposed (C4 package), energy loss through Si, LET enhanced SEU WG, TWEPP 2011 Increasing LET Ken Wyllie, CERN

SEU WG, TWEPP Hardware Ken Wyllie, CERN

SEU WG, TWEPP Firmware& Software

SEU WG, TWEPP Results Continuous BERT during irradiation Read back config registers every 2 secs No latch up No configuration upsets No errors in standard-cell logic (loopback test without SERDES) TX-mode LET threshold ~ 15 MeVcm2/mg…… prediction of low upset rate from Federico Some upsets cause large number of errors in a frame….. To be understood RX-mode…. To be tested Ken Wyllie, CERN