Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015), pp.27-32

Slides:



Advertisements
Similar presentations
Slide 1 Weidong Gao(Potevio) Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: Injection Locked Receiver.
Advertisements

CP208 Digital Electronics Class Lecture 11 May 13, 2009.
2007 MURI Review The Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits Matthew J. Gadlage 1,2, Ronald.
FREQUENCY SHIFT KEYING
Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.
Design, Verification, and Test of True Single-Phase Adiabatic Multiplier Suhwan Kim IBM Research Division T. J. Watson Research Center, Yorktown Heights.
Lecture 8: Clock Distribution, PLL & DLL
Design and Implementation of a True Random Number Generator Based on Digital Circuit Artifacts Michael Epstein 1, Laszlo Hars 2, Raymond Krasinski 1, Martin.
Memory and Advanced Digital Circuits 1.
Modulation                                                                 Digital data can be transmitted via an analog carrier signal by modulating one.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
Modulation Modulation => Converts from digital to analog signal.
Phase Locked Loops Continued
A Fast-Locked All-Digital Phase-Locked Loop for Dynamic Frequency Scaling Dian Huang Ying Qiao.
GUIDED BY: Prof. DEBASIS BEHERA
Phase Locked Loop Design KyoungTae Kang, Kyusun Choi Electrical Engineering Computer Science and Engineering CSE598A/EE597G Spring 2006.
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
Achieve a New Type Frequency Divider Circuit and Application By MOS-HBT-NDR Y.K. LI, K.J. Gan, C. S. Tsai, P.H. Chang and Y. H. Chen Department of Electronic.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Kuang-Yu,Li 2013 IEE5011 –Autumn 2013 Memory Systems Duty Cycle Correctors (DCC) In GDDR5 SDRAM Kuang-Yu, Li Department of Electronics Engineering National.
ECE122 – Digital Electronics & Design
1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.
Dual Winding Method of a BLDC Motor for Large Starting Torque and High Speed IEEE TRANSACTIONS ON MAGNETICS, VOL. 41, NO. 10, OCTOBER 2005 G. H. Jang and.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, ISCAS IEEE International Symposium.
ICECS 2010 First Order Noise Shaping Time-to-Digital Converter
A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.
LC Voltage Control Oscillator AAC
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.
A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明 教授 學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;
Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration Adrian Stoica Ricardo S.
An Oscillator Design Based on Bi-CMOS Differential Amplifier Using Standard SiGe Process Cher-Shiung Tsai, Ming-Hsin Lin, Ping-Feng Wu, Chang-Yu Li, Yu-Nan.
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
New Power Saving Design Method for CMOS Flash ADC Institute of Computer, Communication and Control, Circuits and Systems, July 2004 IEEE 班級 :積體碩一 姓名 :黃順和.
A New Cost Effective Sensorless Commutation Method for Brushless DC Motors Without Phase Shift Circuit and Neutral Voltage 南台科大電機系 Adviser : Ying-Shieh.
Student: Hsin-Feng Tu Professor: Ming-Shyan Wang Date : Dec,29,2010
1 A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs Babazadeh, H.; Esmaili, A.; Hadidi, K.; NORCHIP, 2009 Digital Object Identifier:
Analysis of Security Communication Based on Digital Retrodirective Antenna Junyeong Bok 1,1, Heung-Gyoon Ryu 1 1 Department of Electronics and Engineering,
Advanced Science and Technology Letters Vol.28 (EEC 2013), pp A 0 Ohm substitution current probe is used.
Advanced Science and Technology Letters Vol.47 (Architecture and Civil Engineering 2014), pp Electromagnetic.
Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015), pp.17-21
Effect Analysis of Electric Vehicle Charging to Smart Grid with Anti-Islanding Method Bum-Sik Shin, Kyung-Jung Lee, Sunny Ro, Young-Hun Ki and Hyun-Sik.
Advanced Science and Technology Letters Vol.28 (EEC 2013), pp Histogram Equalization- Based Color Image.
Robot Velocity Based Path Planning Along Bezier Curve Path Gil Jin Yang, Byoung Wook Choi * Dept. of Electrical and Information Engineering Seoul National.
A Class presentation for VLSI course by : Maryam Homayouni
Delay-based Spread Spectrum Clock Generator Subramaniam Venkatraman Matthew Leslie University of California, Berkeley EE 241 Final Presentation May 9 th.
Advanced Science and Technology Letters Vol.28 (EEC 2013), pp Fuzzy Technique for Color Quality Transformation.
Advanced Science and Technology Letters Vol.54 (Networking and Communication 2014), pp Efficient Duplicate.
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.
1 Design of the Compact Dual-Band Bandpass Filter With High Isolation for GPS/WLAN Applications Adviser : Hon Kuan Reporter : Yi-Hsin Su Student ID : M98L0210.
Antenna Arrays and Automotive Applications
GATE DIFFUSION INPUT: A low power digital circuit design
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
Advanced Science and Technology Letters Vol.35(Software 2013), pp Bi-Modal Flash Code using Index-less.
Advanced Science and Technology Letters Vol.53 (AITS 2014), pp An Improved Algorithm for Ad hoc Network.
The Design of Smart RFID Tag System for Food Poisoning Index Monitoring Chang Won Lee 1.1, Nghia Truong Van 1, Kyung Kwon Jung 2, Joo Woong Kim 1, Woo.
The Design of Smart Management System for Unmanned Clothing Stores Lin Sen ',', Chang Won Lee 2, Kyung Kwon Jung 3, Won Gap Choi 2 and Ki-Hwan Eom 2 '
Advanced Science and Technology Letters Vol.47 (Healthcare and Nursing 2014), pp Design of Roof Type.
Grid with Anti-Islanding Method
Advanced Science and Technology Letters Vol
Advanced Science and Technology Letters Vol
Modulation Modulation => Converts from digital to analog signal.
Binary Adder/Subtractor
Presentation transcript:

Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015), pp CMOS Fractal Oscillator Design for Frequency-Shift Keying Modulation Using Multiplexers Sung-jin Kim, 1 Won-yong Choi, 1 Kang-in Heo, 1 and Gyu Moon 1,2 1 Department of Electronic Engineering, Hallym University 1 Hallymdaehak-gil, Chuncheon, Gangwon-do, KOREA 2 Research Institute of Informatic and Electronic Engineering, Hallym University 1 Hallymdaehak-gil, Chuncheon, Gangwon-do, KOREA Corresponding Author: Abstract. A new version of the well-known FSK (Frequency-Shift Keying) modulation technique for telecommunication system was proposed and verified. A simple form of ring oscillator with three inverters was adopted for the basic frequency generator. The frequency shift was realized using a ring oscillator composed of nine inverters. CMOS multiplexers were used to select one of two different oscillators, i.e., to shift between two different frequencies. Simulations were performed for the verification. Keywords: Multiplexers, CMOS Fractal Oscillator, Frequency Shift Keying, GHz Oscillator. 1 Introduction A novel type of Frequency-Shift Keying (FSK) modulation technique that uses a CMOS oscillator with multiplexers is introduced. The CMOS oscillator in its fractal structure generates and distributes a gigahertz (GHz)-level oscillation signal [1-3]. This fractal oscillator supplies clock signals for today ‟ s widely used high-speed digital circuits, and has a steady oscillation property with minimum clock skews. The fractal oscillator circuit is much simpler and easier to implement than the well-known Phase Locked Loop (PLL) circuit [2-4]. The FSK modulation is achieved by multiplexers, by choosing a different path in the CMOS fractal oscillator. One of the two different frequencies, f1 and f2, is selected by the multiplexer switch. The multiplexer is composed of three two-input NAND gates and one inverter. Only one fractal cell has a different path with multiplexers, generating a global frequency change of f1+ △ f = f2. Then the multiplexer selection will yield the FSK modulation in the simplest way [5-6]. ISSN: ASTL Copyright © 2015 SERSC

Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015) 2 GHz-level Clock Distribution Technique with a CMOS Fractal Oscillator 2.1 CMOS fractal oscillator structure Fig. 1 shows the structure of the CMOS fractal oscillator. Although 108 inverters are shown, they can be spread out fractal. As shown in the figure, each fractal cell consists of three inverting elements, which configure a ring oscillator. Each inverting element is shared with its three adjacent cells. Thus, this oscillator can spread out infinitely in the 2D or 3D fractal mode. Each inverting element, which in this paper is a simple CMOS inverter, has a 2/3it phase difference because three inverters will consume a complete cycle (2 it) [1 and 3]. Given external power (3 V in this study), each fractal cell will oscillate; and due to its structure, each node in Fig. 1 will generate the same frequency oscillating signal. Note that even with a local change in a few nodes, the change will be instantly „ averaged ‟ through the fractal networks, and the frequency of each node will stay the same, within a minimum clock skew [1 and 3]. Fig. 1. A CMOS fractal oscillator with 108 inverters. 2.2 Fractal oscillator FSK modulation Fig. 2 shows a modified structure of the fractal oscillator for the FSK modulation. As seen, one center cell (nodes 40, 41, and 45) is changed to have nine inverters (three inverters on each side) in the cell, instead of three inverters, for frequency change. Then the frequency in the center cell will generate a different frequency (lower than in the original three-inverter case), and this local change will spread through the entire network and change the global oscillating frequency from f1 to f2. If we have a control for selecting a mode between that in Fig. 1 and that in Fig. 2, using multiplexers, the FSK modulation could be simply achieved [5-7]. 28 Copyright © 2015 SERSC

Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015) Fig FSK modulation CMOS oscillator with a local change at the center cell Fig. 3. Diagram of the FSK modulation scheme with a multiplexer Fig. 3 shows a diagram of the FSK modulation scheme with a multiplexer. The SEL control signal selects one of the two different paths with two different frequencies, f1 (upper) and f2 (lower), which will serve as the two FSK modulation signals. Fig. 4 shows a logic diagram for a 2-to-1 multiplexer. Using three NAND gates and one inverter, one of the frequencies will be selected: f1 when SEL = 0, or f2 when SEL = 1. Fig to-1 Multiplexer logic diagram. 3 SPICE Simulation Results for the FSK Modulation Combining Figs. 1, 2, and 3, SPICE simulations were performed. The results are shown in Fig. 5. The FSK frequency change is clearly shown in the bottom graph with the corresponding SEL (FSK0 and FSK1) changes. A power supply of 3 volts, a f1 SEL f2 XUM Copyright © 2015 SERSC 29

Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015) 0.5um minimum feature size, and N-well CMOS technology process parameters were used for the simulation at room temperature (300 K). Fig. 5. SPICE simulation results for the FSK modulation: (top to bottom) f1, f2, SEL, and FSK modulation As seen in Fig. 5, f2 was produced in the nine-inverter case, and thus, is smaller than f1, as shown in the equation f2 = f1 + ∆f (wherein ∆f is a negative number). Based on the simulations, f1 was measured as GHz, and f2, as GHz. The frequency difference, ∆f, was -150 MHz, which is 9.2% of f1. Note that there were transient periods between the shifts caused by the delay from the multiplexer. It is easily assumed here that the frequency difference can be changed if the number of inverters is increased, for example, to 15 inverters or more, for a larger ∆f. The amplitude and offset change between the shifts were also measured, but they were very negligible at the 3V operating voltage. Fig. 6 shows the Layout of a CMOS fractal oscillator. 30 Copyright © 2015 SERSC

Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015) Fig. 6. Layout of a CMOS fractal oscillator for the FSK 4 Conclusions and Future Studies A novel way of achieving FSK modulation was introduced. Using a CMOS fractal oscillator along with simple 2-to-1 multiplexers to select a different fractal cell, the FSK was realized in the GHz frequency range. Three NAND gates were used for the multiplexer. The measured frequency difference between the shifts was 9.2%, which can be controlled either by the number of inverters in one cell or by the number of different fractal cells. This is possible only because a local change in a fractal cell will spread throughout the entire oscillator and yield an instant global change. A layout is in progress for chip fabrication and actual measurements in the future. Acknowledgments. This research was supported by Hallym University Research Fund, 2015(HRF ). This work was also supported by IDEC(EDA Tool) in Korea. References 1. Hwang S. and Moon G.: “An Ultra-high-speed Clock Distribution Technique Using A Cellular Oscillator Network,” IEEE International Symposium on Circuits and Systems, Geneva, Switzerland (2000) Copyright © 2015 SERSC 31

Advanced Science and Technology Letters Vol.106 (Information Technology and Computer Science 2015) 2.Chung CC and Lee CY: “An All-digital Phase-locked Loop for High-speed Clock Generation,” IEEE J. Solid-state Circuit, Vol. 38, pp (2003) 1.Choi W., Kim S., Heo K., and Moon G.: “Design of CMOS GHz Cellular Oscillator/Distributor Network Supply Voltage and Ambient Temperature Insensitivities,” Advanced Science and Technology Letters, Ubiquitous Science and Engineering 2015, Vol. 86, pp (2015) 2.Mizuo H. and Ishibashi K.: “A Noise-immune GHz Clock Distribution Scheme Using Synchronous Distributed Oscillators,” ISSCC Digest of Technical Papers, pp (1998) 3.Kitazawa S., Taromaru M., and Ueba M.: “A Study of a Switchable Dual-frequency Oscillator for 60GHz FSK Modulation,” APMC 2008 Microwave Conference, pp. 1-4 (2008) 4.Brito K., Rangel de Sousa F., Sobral V.A., Nunes de Lima R., and Silverio Freire R.C.: “A 400MHz Reconfigurable Injection Locking-based RC Oscillator for ASK/FSK Modulation,” IEEE Integrated Circuits and Systems Design, pp. 1-4 (2013) 5.Vidal N., Macias-Montero J.G., and Lopez-Villegas J.M.: “FSK Coherent Demodulation Using a Second-Harmonic Injection Locked Oscillator,” IEEE Microwave and Wireless Components Letters, Vol. 19, No. 9, pp (2009) 32 Copyright © 2015 SERSC