An Overview of Parallel Processing

Slides:



Advertisements
Similar presentations
MULTIPROCESSOR OPERATING SYSTEM
Advertisements

Instruction Level Parallelism and Superscalar Processors
Prepared 7/28/2011 by T. O’Neil for 3460:677, Fall 2011, The University of Akron.
Parallell Processing Systems1 Chapter 4 Vector Processors.
NDG-L39Introduction to ASIC Design1 Design of a Simple Customizable Microprocessor * Chapter 7 and 15, “Digital System Design and Prototyping”  Pipelined.

Data Manipulation Computer System consists of the following parts:
PSU CS 106 Computing Fundamentals II Introduction HM 1/3/2009.
 Parallel Computer Architecture Taylor Hearn, Fabrice Bokanya, Beenish Zafar, Mathew Simon, Tong Chen.
1 Pertemuan 25 Parallel Processing 1 Matakuliah: H0344/Organisasi dan Arsitektur Komputer Tahun: 2005 Versi: 1/1.
Fall 2008Introduction to Parallel Processing1 Introduction to Parallel Processing.
Introduction to Parallel Processing Ch. 12, Pg
External Devices I/O Modules Programmed I/O Interrupt Driven I/O Direct Memory Access I/O Channels and Processors.
Flynn’s Taxonomy of Computer Architectures Source: Wikipedia Michael Flynn 1966 CMPS 5433 – Parallel Processing.
Advanced Computer Architectures
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Multiprocessor systems Objective n the multiprocessors’ organization and implementation n the shared-memory in multiprocessor n static and dynamic connection.
Computer Architecture and Organization Introduction.
Flynn’s Taxonomy SISD: Although instruction execution may be pipelined, computers in this category can decode only a single instruction in unit time SIMD:
Chapter 8 Problems Prof. Sin-Min Lee Department of Mathematics and Computer Science.
2015/10/14Part-I1 Introduction to Parallel Processing.
CHAPTER 12 INTRODUCTION TO PARALLEL PROCESSING CS 147 Guy Wong page
CSCI 232© 2005 JW Ryder1 Parallel Processing Large class of techniques used to provide simultaneous data processing tasks Purpose: Increase computational.
PIPELINING AND VECTOR PROCESSING
How computers work The CPU & Memory. The parts of a computer.
Stages of Processing.  When a computer is given instructions, a series of tasks must take place in order for a result to be accomplished  To accomplish.
Parallel architecture Technique. Pipelining Processor Pipelining is a technique of decomposing a sequential process into sub-processes, with each sub-process.
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
Principles of Linear Pipelining
Parallel Computing.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Pipelining and Parallelism Mark Staveley
Chapter One Introduction to Pipelined Processors
CENTRAL PROCESSING UNIT. CPU Does the actual processing in the computer. A single chip called a microprocessor. Composed of an arithmetic and logic unit.
Outline Why this subject? What is High Performance Computing?
Computer Architecture And Organization UNIT-II Flynn’s Classification Of Computer Architectures.
EKT303/4 Superscalar vs Super-pipelined.
Lecture 3: Computer Architectures
3/12/2013Computer Engg, IIT(BHU)1 INTRODUCTION-1.
3/12/2013Computer Engg, IIT(BHU)1 CONCEPTS-1. Pipelining Pipelining is used to increase the speed of processing It uses temporal parallelism In pipelining,
Chapter One Introduction to Pipelined Processors
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Classification of parallel computers Limitations of parallel processing.
DICCD Class-08. Parallel processing A parallel processing system is able to perform concurrent data processing to achieve faster execution time The system.
A computer consists of five functionally independent main parts.
Introduction to Parallel Processing
Flynn’s Taxonomy Many attempts have been made to come up with a way to categorize computer architectures. Flynn’s Taxonomy has been the most enduring of.
CLASSIFICATION OF PARALLEL COMPUTERS
buses, crossing switch, multistage network.
More Devices: Control (Making Choices)
COMP541 Datapaths I Montek Singh Mar 28, 2012.
Flynn’s Classification Of Computer Architectures
Chapter 2 – Computer hardware
Buses.
Array Processor.
Text Book Computer Organization and Architecture: Designing for Performance, 7th Ed., 2006, William Stallings, Prentice-Hall International, Inc.
Chapter 17 Parallel Processing
Symmetric Multiprocessing (SMP)
EE 445S Real-Time Digital Signal Processing Lab Spring 2014
Computer Structure S.Abinash 11/29/ _02.
CPU Design & Computer Arithmetic
buses, crossing switch, multistage network.
Overview Parallel Processing Pipelining
AN INTRODUCTION ON PARALLEL PROCESSING
Part 2: Parallel Models (I)
Performance Cycle time of a computer CPU speed speed = 1 / cycle time
COMPUTER ARCHITECTURES FOR PARALLEL ROCESSING
Course Outline for Computer Architecture
Introduction to Optimization
Presentation transcript:

An Overview of Parallel Processing What is parallel processing? Parallel processing is a method to improve computer system performance by executing two or more instructions simultaneously. The goals of parallel processing. One goal is to reduce the “wall-clock” time or the amount of real time that you need to wait for a problem to be solved. Another goal is to solve bigger problems that might not fit in the limited memory of a single CPU.

Parallelism in Uniprocessor Systems It is possible to achieve parallelism with a uniprocessor system. Some examples are the instruction pipeline, arithmetic pipeline, I/O processor. Note that a system that performs different operations on the same instruction is not considered parallel. Only if the system processes two different instructions simultaneously can it be considered parallel.

Parallelism in a Uniprocessor System A reconfigurable arithmetic pipeline is an example of parallelism in a uniprocessor system. Each stage of a reconfigurable arithmetic pipeline has a multiplexer at its input. The multiplexer may pass input data, or the data output from other stages, to the stage inputs. The control unit of the CPU sets the select signals of the multiplexer to control the flow of data, thus configuring the pipeline.

A Reconfigurable Pipeline With Data Flow for the Computation A[i]  B[i] * C[i] + D[i] To memory and registers 1 MUX 2 3 S1 S0 LATCH * 1 MUX 2 3 S1 S0 LATCH | 1 MUX 2 3 S1 S0 LATCH + 1 MUX 2 3 S1 S0 Data Inputs 0 0 x x 0 1 1 1

Organization of Multiprocessor Systems Flynn’s Classification Was proposed by researcher Michael J. Flynn in 1966. It is the most commonly accepted taxonomy of computer organization. In this classification, computers are classified by whether it processes a single instruction at a time or multiple instructions simultaneously, and whether it operates on one or multiple data sets.

Taxonomy of Computer Architectures Simple Diagrammatic Representation 4 categories of Flynn’s classification of multiprocessor systems by their instruction and data streams