Penn ESE534 Spring2010 -- DeHon 1 ESE534: Computer Organization Day 3: January 25, 2010 Arithmetic Work preclass exercise.

Slides:



Advertisements
Similar presentations
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 14: March 19, 2014 Compute 2: Cascades, ALUs, PLAs.
Advertisements

Chapter 4 -- Modular Combinational Logic. Decoders.
Comparator.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day3: October 2, 2000 Arithmetic and Pipelining.
Fast Adders See: P&H Chapter 3.1-3, C Goals: serial to parallel conversion time vs. space tradeoffs design choices.
Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University Arithmetic See: P&H Chapter 3.1-3, C.5-6.
EECS Components and Design Techniques for Digital Systems Lec 17 – Addition, Subtraction, and Negative Numbers David Culler Electrical Engineering.
1 CS 140 Lecture 14 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego Some slides from Harris and Harris.
Arithmetic II CPSC 321 E. J. Kim. Today’s Menu Arithmetic-Logic Units Logic Design Revisited Faster Addition Multiplication (if time permits)
Chapter 6 Arithmetic. Addition Carry in Carry out
ECE C03 Lecture 61 Lecture 6 Arithmetic Logic Circuits Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Arithmetic II CPSC 321 Andreas Klappenecker. Any Questions?
Chapter # 5: Arithmetic Circuits Contemporary Logic Design Randy H
Lecture 8 Arithmetic Logic Circuits
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 11: February 14, 2007 Compute 1: LUTs.
Design of Arithmetic Circuits – Adders, Subtractors, BCD adders
Arithmetic-Logic Units CPSC 321 Computer Architecture Andreas Klappenecker.
Penn ESE Spring DeHon 1 ESE : Computer Organization Day 3: January 17, 2007 Arithmetic and Pipelining.
ECE 301 – Digital Electronics
1  1998 Morgan Kaufmann Publishers Chapter Four Arithmetic for Computers.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 5: January 24, 2007 ALUs, Virtualization…
Chapter 5 Arithmetic Logic Functions. Page 2 This Chapter..  We will be looking at multi-valued arithmetic and logic functions  Bitwise AND, OR, EXOR,
Lecture # 12 University of Tehran
EECS Components and Design Techniques for Digital Systems Lec 15 – Addition, Subtraction, and Negative Numbers David Culler Electrical Engineering.
1 Bits are just bits (no inherent meaning) — conventions define relationship between bits and numbers Binary numbers (base 2)
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 9: January 30, 2006 Parallel Prefix.
Digital Arithmetic and Arithmetic Circuits
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 9: February 24, 2014 Operator Sharing, Virtualization, Programmable Architectures.
ECE2030 Introduction to Computer Engineering Lecture 12: Building Blocks for Combinational Logic (3) Adders/Subtractors, Parity Checkers Prof. Hsien-Hsin.
Chapter # 5: Arithmetic Circuits
Chapter 6-1 ALU, Adder and Subtractor
5-1 Programmable and Steering Logic Chapter # 5: Arithmetic Circuits.
CSE 241 Computer Organization Lecture # 9 Ch. 4 Computer Arithmetic Dr. Tamer Samy Gaafar Dept. of Computer & Systems Engineering.
Csci 136 Computer Architecture II – Constructing An Arithmetic Logic Unit Xiuzhen Cheng
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Logic and Computer Design.
Nov 10, 2008ECE 561 Lecture 151 Adders. Nov 10, 2008ECE 561 Lecture 152 Adders Basic Ripple Adders Faster Adders Sequential Adders.
Computing Systems Designing a basic ALU.
Computer Organization Department of CSE, SSE Mukka Chapter 6 : ARITHMETIC | Website for students | VTU NOTES.
1 Lecture 12 Time/space trade offs Adders. 2 Time vs. speed: Linear chain 8-input OR function with 2-input gates Gates: 7 Max delay: 7.
Binary Adder DesignSpring Binary Adders. Binary Adder DesignSpring n-bit Addition –Ripple Carry Adder –Conditional Sum Adder –(Carry Lookahead.
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 8 Arithmetic.
1 Arithmetic I Instructor: Mozafar Bag-Mohammadi Ilam University.
COMP541 Arithmetic Circuits
08 ARTH Page 1 ECEn/CS 224 Number Representation and Binary Arithmetic.
Topics covered: Arithmetic CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 3: February 3, 2014 Arithmetic Work preclass exercise.
Kavita Bala CS 3410, Spring 2014 Computer Science Cornell University.
Caltech CS184 Winter DeHon CS184a: Computer Architecture (Structure and Organization) Day 3: January 10, 2005 Arithmetic and Pipelining.
1  2004 Morgan Kaufmann Publishers Performance is specific to a particular program/s –Total execution time is a consistent summary of performance For.
C-H1 Lecture Adders Half adder. C-H2 Full Adder si is the modulo- 2 sum of ci, xi, yi.
CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits
1  2004 Morgan Kaufmann Publishers Lets Build a Processor Almost ready to move into chapter 5 and start building a processor First, let’s review Boolean.
Addition, Subtraction, Logic Operations and ALU Design
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits
CSE 311 Foundations of Computing I Lecture 25 Circuits for FSMs, Carry-Look-Ahead Adders Autumn 2011 CSE 3111.
ECE/CS 552: Arithmetic I Instructor:Mikko H Lipasti Fall 2010 University of Wisconsin-Madison Lecture notes partially based on set created by Mark Hill.
Arithmetic-Logic Units. Logic Gates AND gate OR gate NOT gate.
1 Lecture 14 Binary Adders and Subtractors. 2 Overview °Addition and subtraction of binary data is fundamental Need to determine hardware implementation.
Lecture #23: Arithmetic Circuits-1 Arithmetic Circuits (Part I) Randy H. Katz University of California, Berkeley Fall 2005.
MicroProcessors Lec. 4 Dr. Tamer Samy Gaafar. Course Web Page —
Grade School Again: A Parallel Perspective CS Lecture 7.
Caltech CS184 Winter DeHon CS184a: Computer Architecture (Structure and Organization) Day 3: January 13, 2003 Arithmetic and Pipelining.
Lecture 12 Logistics Last lecture Today HW4 due today Timing diagrams
CSE Winter 2001 – Arithmetic Unit - 1
Lecture 14 Logistics Last lecture Today
Digital Systems Section 12 Binary Adders. Digital Systems Section 12 Binary Adders.
Instructor: Mozafar Bag-Mohammadi University of Ilam
Lecture 14 Logistics Last lecture Today
74LS283 4-Bit Binary Adder with Fast Carry
ESE534: Computer Organization
Presentation transcript:

Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 3: January 25, 2010 Arithmetic Work preclass exercise

Penn ESE534 Spring DeHon 2 Last Time Boolean logic  computing any finite function Saw gates…and a few properties of logic

Penn ESE534 Spring DeHon 3 Today Addition –organization –design space –parallel prefix

Penn ESE534 Spring DeHon 4 Why? Start getting a handle on –Complexity Area and time Area-time tradeoffs –Parallelism –Regularity Arithmetic underlies much computation –grounds out complexity

Preclass Penn ESE534 Spring DeHon 5

Circuit 1 Can the delay be reduced? How? To what? Penn ESE534 Spring DeHon 6

Tree Reduce AND Penn ESE534 Spring DeHon 7

Circuit 2 Can the delay be reduced? Penn ESE534 Spring DeHon 8

Circuit 3 Can the delay be reduced? Penn ESE534 Spring DeHon 9

Brute Force Multi-Output AND How big? ~38 here … in general about N 2 /2 Penn ESE534 Spring DeHon 10

Brute Force Multi-Output AND Can we do better? Penn ESE534 Spring DeHon 11

Circuit 4 Can the delay be reduced? Penn ESE534 Spring DeHon 12

Addition Penn ESE534 Spring DeHon 13

Penn ESE534 Spring DeHon 14 C: 00 A: B: S: 0 C: 000 A: B: S: 10 C: 0000 A: B: S: 110 C: A: B: S: 0110 C: A: B: S: C: A: B: S: C: A: B: S: C: A: B: S: C: A: B: S: C: A: B: S: C: A: B: S: Example: Bit Level Addition Addition –Base 2 example A: B: S: C: 0 A: B: S:

Penn ESE534 Spring DeHon 15 Addition Base 2 A = a n-1 *2 (n-1) +a n-2 *2 (n-2) +... a 1 *2 1 + a 0 *2 0 =  (a i *2 i ) S=A+B What is the function for s i … carry i ? s i = carry i xor a i xor b i carry i = ( a i-1 + b i-1 + carry i-1 )  2 = a i-1 *b i-1 +a i-1 *carry i-1 + b i-1 *carry i-1 = MAJ(a i-1,b i-1,carry i-1 )

Penn ESE534 Spring DeHon 16 Ripple Carry Addition Shown operation of each bit Often convenient to define logic for each bit, then assemble: –bit slice

Penn ESE534 Spring DeHon 17 Ripple Carry Analysis Area: O(N) [6n] Delay: O(N) [2n] What is area and delay for N-bit RA adder? [unit delay gates]

Penn ESE534 Spring DeHon 18 Can we do better? Lower delay?

Penn ESE534 Spring DeHon 19 Important Observation Do we have to wait for the carry to show up to begin doing useful work? –We do have to know the carry to get the right answer. –How many values can the carry take on?

Penn ESE534 Spring DeHon 20 Idea Compute both possible values and select correct result when we know the answer

Penn ESE534 Spring DeHon 21 Preliminary Analysis Delay(RA) --Delay Ripple Adder Delay(RA(n)) = k*n [k=2 this example] Delay(RA(n)) = 2*(k*n/2)=2*DRA(n/2) Delay(P2A) -- Delay Predictive Adder Delay(P2A)=DRA(n/2)+D(mux2) …almost half the delay!

Penn ESE534 Spring DeHon 22 Recurse If something works once, do it again. Use the predictive adder to implement the first half of the addition

Penn ESE534 Spring DeHon 23 Recurse Redundant (can share) N/4

Penn ESE534 Spring DeHon 24 Recurse If something works once, do it again. Use the predictive adder to implement the first half of the addition Delay(P4A(n))= Delay(RA(n/4)) + D(mux2) + D(mux2) Delay(P4A(n))=Delay(RA(n/4))+2*D(mux2)

Penn ESE534 Spring DeHon 25 Recurse By know we realize we’ve been using the wrong recursion –should be using the Predictive Adder in the recursion Delay(PA(n)) = Delay(PA(n/2)) + D(mux2) Every time cut in half…? How many times cut in half? Delay(PA(n))=log 2 (n)*D(mux2)+C –C = Delay(PA(1)) if use FA for PA(1), then C=2

Penn ESE534 Spring DeHon 26 Another Way (Parallel Prefix)

Penn ESE534 Spring DeHon 27 CLA Think about each adder bit as a computing a function on the carry in –C[i]=g(c[i-1]) –Particular function f will depend on a[i], b[i] –g=f(a,b)

Penn ESE534 Spring DeHon 28 Functions What functions can g(c[i-1]) be? –g(x)=1 a[i]=b[i]=1 –g(x)=x a[i] xor b[i]=1 –g(x)=0 a[i]=b[i]=0 Maybe better to show this as a specialization: g(c) = carry(a=0,b=0,c) = carry(a=1,b=0,c) = carry(a=0,b=1,c) = carry(a=1,b=1,c)

Penn ESE534 Spring DeHon 29 Functions What functions can g(c[i-1]) be? –g(x)=1 Generate a[i]=b[i]=1 –g(x)=x Propagate a[i] xor b[i]=1 –g(x)=0 Squash a[i]=b[i]=0

Penn ESE534 Spring DeHon 30 Combining Want to combine functions –Compute c[i]=g i (g i-1 (c[i-2])) –Compute compose of two functions What functions will the compose of two of these functions be? –Same as before Propagate, generate, squash

Penn ESE534 Spring DeHon 31 Compose Rules (LSB MSB) GG GP GS PG PP PS SG SP SS [work on board]

Penn ESE534 Spring DeHon 32 Compose Rules (LSB MSB) GG = G GP = G GS = S PG = G PP = P PS = S SG = G SP = S SS = S

Penn ESE534 Spring DeHon 33 Combining Do it again… Combine g[i-3,i-2] and g[i-1,i] What do we get?

Penn ESE534 Spring DeHon 34 Reduce Tree

Penn ESE534 Spring DeHon 35 Reduce Tree Sq=/A*/B Gen=A*B Sq out =Sq 1 +/Gen 1 *Sq 0 Gen out =Gen 1 +/Sq 1 *Gen 0

Penn ESE534 Spring DeHon 36 Reduce Tree Sq=/A*/B Gen=A*B Sq out =Sq 1 +/Gen 1 *Sq 0 Gen out =Gen 1 +/Sq 1 *Gen 0 Delay and Area?

Penn ESE534 Spring DeHon 37 Reduce Tree Sq=/A*/B Gen=A*B Sq out =Sq 1 +/Gen 1 *Sq 0 Gen out =Gen 1 +/Sq 1 *Gen 0 A(Encode)=2 D(Encode)=1 A(Combine)=4 D(Combine)=2 A(Carry)=2 D(Carry)=1

Penn ESE534 Spring DeHon 38 Reduce Tree: Delay? D(Encode)=1 D(Combine)=2 D(Carry)=1 Delay = 1+2log 2 (N)+1

Penn ESE534 Spring DeHon 39 Reduce Tree: Area? A(Encode)=2 A(Combine)=4 A(Carry)=2 Area= 2N+4(N-1)+2

Penn ESE534 Spring DeHon 40 Reduce Tree: Area & Delay Area(N) = 6N-2 Delay(N) = 2log 2 (N)+2

Intermediates Can we compute intermediates efficiently? Penn ESE534 Spring DeHon 41

Penn ESE534 Spring DeHon 42 Prefix Tree

Penn ESE534 Spring DeHon 43 Prefix Tree Share terms

Intermediates Share common terms Penn ESE534 Spring DeHon 44

Penn ESE534 Spring DeHon 45 Prefix Tree Share terms Reduce computes spans –0:3, 4:5 Reverse tree –Combine spans for missing 0:i (i<N) E.g. 0:3+4:5  0:5 Same size as reduce tree

Penn ESE534 Spring DeHon 46 Prefix Tree

Parallel Prefix Area and Delay? Roughly twice the area/delay Area= 2N+4N+4N+2N = 10N Delay = 4log 2 (N)+2 Penn ESE534 Spring DeHon 47

Penn ESE534 Spring DeHon 48 Parallel Prefix Important Pattern Applicable any time operation is associative –Or can be made assoc. as in MAJ case Examples of associative functions? –Non-associative? Function Composition is always associative

Penn ESE534 Spring DeHon 49 Note: Constants Matter Watch the constants Asymptotically this Carry-Lookahead Adder (CLA) is great For small adders can be smaller with –fast ripple carry –larger combining than 2-ary tree –mix of techniques …will depend on the technology primitives and cost functions

Penn ESE534 Spring DeHon 50 Two’s Complement positive numbers in binary negative numbers –subtract 1 and invert –(or invert and add 1)

Penn ESE534 Spring DeHon 51 Two’s Complement 2 = = = = = 110

Penn ESE534 Spring DeHon 52 Addition of Negative Numbers? …just works A: 111 B: 001 S: 000 A: 110 B: 001 S: 111 A: 111 B: 010 S: 001 A: 111 B: 110 S: 101

Penn ESE534 Spring DeHon 53 Subtraction Negate the subtracted input and use adder –which is: invert input and add 1 works for both positive and negative input –001  = 111 –111  = 001 –000  = 000 –010  = 110 –110  = 010

Penn ESE534 Spring DeHon 54 Subtraction (add/sub) Note: you can use the “unused” carry input at the LSB to perform the “add 1”

Penn ESE534 Spring DeHon 55 Overflow? Overflow=(A.s==B.s)*(A.s!=S.s) A: 111 B: 001 S: 000 A: 110 B: 001 S: 111 A: 111 B: 010 S: 001 A: 111 B: 110 S: 101 A: 001 B: 001 S: 010 A: 011 B: 001 S: 100 A: 111 B: 100 S: 011

Admin Office Hours: W2pm Penn ESE534 Spring DeHon 56

Penn ESE534 Spring DeHon 57 Big Ideas [MSB Ideas] Can build arithmetic out of logic

Penn ESE534 Spring DeHon 58 Big Ideas [MSB-1 Ideas] Associativity Parallel Prefix Can perform addition –in log time –with linear area