Run2b Silicon Detector Design goals of Run2b Si system Stave design Silicon sensors Schedule K. Hara (U. Tsukuba)

Slides:



Advertisements
Similar presentations
10/24/2003Yu Chul Yang(CHEP,KNU) Layer0 Prototype Test Abstract,,,,,,,, Shabeer Ahmad Mian( ),,,, ( ),,, ( ). We have carried out prototype test for Silicon.
Advertisements

HFT Technical Overview September 26, HFT 2013 TPC FGT 2011 STAR Detectors Fast and Full azimuthal particle identification EMC+EEMC+FMS (-1 ≤ 
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
The Intermediate Silicon Layers detector OUTLINE ISL inside CDFII Why the ISL? Conceptual Design Ladders and Spaceframe Rasnik Online Alignment System.
CDF Run II Silicon John Zhou Rutgers University Z ee.
ISL David Stuart, UC Santa Barbara May 11, 2006 David Stuart, UC Santa Barbara May 11, 2006.
Charged Particle Tracker for a RHIC/EIC joint detector Detector layouts based on EIC and NLC Physics drivers Silicon detector technologies Simulations.
The SVT in STAR The final device…. … and all its connections … and all its connections.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
The LHCb Inner Tracker Marc-Olivier Bettler SPS annual meeting Zürich 21 February 2007.
LHCC referees meeting, 10 October 2005Børge Svane Nielsen, NBI1 Status of the FMD LHCC referees meeting, 10 October 2005 Børge Svane Nielsen Niels Bohr.
1 Module and stave interconnect Rev. sept. 29/08.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
Brenna Flaugher Oct. 31 th CDF Meeting1 RunIIb Silicon Project Successful Lehman Review Sept Workshop at LBL 10/23-10/25: Wednesday-Thursday  hybrids.
Sensors for CDF RunIIb silicon upgrade LayerR min (cm)1 MeV eq-n cm * * * * * *10.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Thomas Jefferson National Accelerator Facility Page 1 IPR October Independent Project Review of 12 GeV Upgrade Jefferson Lab October 18-20,
The ALICE Silicon Pixel Detector Gianfranco Segato Dipartimento di Fisica Università di Padova and INFN for the ALICE Collaboration A barrel of two layers.
Marc Weber Rutherford Appleton Laboratory Bob Ely, Sergio Zimmermann, Paul Lujan LBNL Rong-Shyang Lu Academia Sinica Taiwan Shielding and Electrical Performance.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
L. Greiner 1IPHC meeting – May 7, 2012 STAR HFT Plans for the next year A short report on HFT/PXL plans for post May 2012 TPC – Time Projection Chamber.
Silicon Meeting July 10, 2003 Module and Stave Production Status James Fast Fermilab.
SSD Status Report July SSD Status Report accessible from STAR group documents Pictures Updated documentation.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
DOE Rev of Run IIb Sep 24-26, Detector Production WBS James Fast Fermilab.
R. Lipton, Director’s Installation Review Oct 25, 2005 Layer 0 Preparations Layer 0 assembly was completed Aug 1 The overall quality of the detector is.
G. Bolla, Purdue University for the CDF RUN2 Silicon EPS (July 17 th -23 rd 2003), Aachen, Germany Commissioning, operation and first physics results of.
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
U.S. Deliverables Cost and Schedule Summary M. G. D. Gilchriese Revised Version December 18, 2000.
PMG, Aug 03, 2000 Slide 1 Schedule In preparation Done Started Done Started Half done.
Ronald Lipton Layer 0 Status PMG Sep Status of the Layer 0 Project – emphasis on hardware status, preproduction, and preparations for shutdown work.
Andrei Nomerotski, Fermilab Silicon Electronics & Readout Silicon Electronics & Readout Andrei Nomerotski, D0/Fermilab April , Temple Review Overview.
PHENIX Silicon Vertex Tracker. Mechanical Requirements Stability requirement, short and long25 µm Low radiation length
CBM Silicon Tracking System. Microstrip Detector Module Assembly and Test V.M. Pugatch Kiev Institute for Nuclear Research GSI (CBM experiment), Darmstadt.
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
Vertex ‘99, 6/21-25/1999 p. 1 CDF Run II SiliconAlan Sill, Texas Tech University CDF Run II Silicon Tracking Projects 8th INTERNATIONAL WORKSHOP ON VERTEX.
CDF Japan Meeting, Dec 13-14, Run2b Silicon Detector - Overview K. Hara U of Tsukuba Project Status Sensor Prototype: Delivery Testing at U Tsukuba.
Solid State Detectors for Upgraded PHENIX Detector at RHIC.
Brenna Flaugher Sept. 24 th Lehman Review1 Run IIB Silicon Upgrade: Cost and Schedule Lehman Review Sept. 24, 2002 Brenna Flaugher Run IIB Silicon Project.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
PHENIX Vertex Detector with Conventional Strip Sensors Abhay Deshpande Stony Brook University.
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
Status of Stripixel Sensor + SVX4 Test Junji Tojo RIKEN VTX Meeting June 1 st, 2004.
R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.
D0 PMG, May 04, 2000 Slide 1 Schedule DØ SMT Status Report.
Dzero Collaboration Meeting, Sept. 14, M. DemarteauEric Flattum - Fermilab 1 Slide 1 Alice Bean Fermilab/University of Kansas for the D0 Run2b silicon.
Rene BellwiedSTAR Tracking Upgrade Meeting, Boston, 07/10/06 1 ALICE Silicon Pixel Detector (SPD) Rene Bellwied, Wayne State University Layout, Mechanics.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
C. Haber / M. Gilchriese Integrated Stave Electrical/Mechanics/Cooling Update February 6, 2008.
News on Mechanical Design Dirk Wiedner July /4/20121Dirk Wiedner Mu3e meeting Zurich.
Nicola Bacchetta September 24, 02 DOE review1 Baseline Readiness Review September 24, 2002 Nicola Bacchetta INFN-Padova and Fermilab Run IIB Silicon Project.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
Atlas SemiConductor Tracker final integration and commissioning Andrée Robichaud-Véronneau Université de Genève on behalf of the Atlas SCT collaboration.
Si Sensors for Additional Tracker
Status of the CDF II silicon tracking system
Micro Vertex Detector of PANDA Strip Detector
The SuperB Silicon Vertex Tracker
WG4 – Progress report R. Santoro and A. Tauro.
SIT AND FTD DESIGN FOR ILD
Tracker Outer Barrel Silicon
Silicon tracker and sensor R&D for sPHENIX
Setup for testing LHCb Inner Tracker Modules
Presentation transcript:

Run2b Silicon Detector Design goals of Run2b Si system Stave design Silicon sensors Schedule K. Hara (U. Tsukuba)

Design goals of Run2b silicon Performance as good as/better than Run2a system Simple and robust*, to be ready by summer 2004 No changes for DAQ chains new (Si, chip-hybrid, mini-portcard, Junction PC) SVX3 chips: Honeywell! (cost, yield), Cdet SVX4 chips: 0.25μm process, 2.5V, submitted before Christmas Fine-pitch hybrid (BeO) developed for L00 Eliminate rad-critical (~5.7fb -1 )DOIMs in Run2a portcard *Uniform stave design(~90%)+special inner layer+a la L00 Minimum use of light-weight cables

163.5R 6-fold wedge SVT good anchor to COT good ΔZ for 3D impact param 106.5R(SVX2a) L1 axial coverage~0.7? 6-fold layout

Descoping? Use outer staves for L1 Drop L4 or L5 4%change ~3 GeV less M H reach ~14% more L

Peek tube water channel cable bus Silicon detector hybrid substrate readout chip pitch adapter C fiber Stave structure (60 cm long, supported at z=0 and ±60cm): –Carbon fiber – rohacell structure with ~2x6 mm peek cooling pipes –On each side: 6 single sided silicon sensors 3 hybrids glued to the silicon. –Silicon glued to copper-kapton bus cables –Hybrids wirebonded to bus cables Mini Portcard RunIIB Stave

Outer axial (75um) 1008 °(93um) °(80um) types 2016 Inner axial 144 axial’ 72 ° 72 3 types 288 ? Micron HPK:2300+spares= Number of Sensors

Axial and SAS sensors are similar to ATLAS 90°on 6” process is new via SiO 2 insulator Previously achieved: ~4μm (4” SSDM) ~5μm (4” DSDM) ? (6” SSDM) Si sensor : R&D issue

Schedule mechanical prototypes(Mar~May) electrical prototypes(~Sept) stave production barrel assembly Si prototypes 90deg R&D final tests order production Siseries Si delivery SVX4, cables, others Schedule risks: (1) SVX4 chip (for electrical prototyping, reliability) successful operation w/ bus cable (2) installation in 6-mon shutdown Contingency ~6 months Shutdown (6months) full production(200d)