Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity.

Slides:



Advertisements
Similar presentations
SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
Advertisements

Single Event Upsets (SEUs) – Soft Errors By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M University, College.
April 30, Cost efficient soft-error protection for ASICs Tuvia Liran; Ramon Chips Ltd.
STAR Pixel Detector Latch-up in Phase-1, SUZE and Mimosa22 Tests and analysis by Michal Szelezniak.
Module #8 Page 1 EELE 414 – Introduction to VLSI Design Module #8 – Miscellaneous & Advanced Topics Agenda 1.Latchup Announcements 1.Read Chapter 13.
1 Research & Development on SOI Pixel Detector H. Niemiec, T. Klatka, M. Koziel, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor, M. Szelezniak AGH – University.
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR PXL Sensors Overview.
The Latchup Monitor System, ESA Meeting, December 9 th 2014 R. Secondo, A Masi, R. Losito, P. Peronnard, R. D’Aguanno, R. Ferraro The Latchup Monitor System,
Development of an Active Pixel Sensor Vertex Detector H. Matis, F. Bieser, G. Rai, F. Retiere, S. Wurzel, H. Wieman, E. Yamamato, LBNL S. Kleinfelder,
1 A Design Approach for Radiation-hard Digital Electronics Rajesh Garg Nikhil Jayakumar Sunil P Khatri Gwan Choi Department of Electrical and Computer.
Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O
Slide 1 Diamonds in Flash Steve Schnetzer Rd42 Collaboration Meeting May 14.
MDT-ASD PRR C. Posch30-Aug-01 1 Radiation Hardness Assurance   Total Ionizing Dose (TID) Change of device (transistor) properties, permanent   Single.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR Heavy Flavor Tracker Overview With parameters pertinent to the PXL Sensor and RDO design.
CMOS sensors: a short introduction. 1.What’s a CMOS sensor? A new technique for pixel detectors.
EUSO General Meeting – Huntsville May 2003 FEW WORDS ON AUGER-EUSO Presented by Osvaldo Catalano.
Latent Damage From Single-Event Latchup Heidi N. Becker, Tetsuo F. Miyahira and Allan H. Johnston Jet Propulsion Laboratory California Institute of Technology.
L. Greiner 1HFT PXL BNL FTF– September 27, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
EUDET Annual Meeting, Munich, October EUDET Beam Telescope: status of sensor’s PCBs Wojciech Dulinski on behalf.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
1 Integrating Radiation Monitoring System for the ATLAS Detector at the Large Hadron Collider Igor Mandić 1, Vladimir Cindro 1, Gregor Kramberger 1 and.
What is RAM? Nick Sims.
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
Online Radiation Dose Measurement System for ATLAS experiment I. Mandić a, representing ATLAS collaboration a Jožef Stefan Institute, Jamova 39, Ljubljana,
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Rad-Hard qualification for the LHCb RICH L0 electronics M. Adinolfi.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
FPGA-Based System Design: Chapter 2 Copyright  2003 Prentice Hall PTR Topics n Off-chip connections.
Process Monitor/TID Characterization Valencia M. Joyner.
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
Development of DC-DC converter ASICs S.Michelis 1,3, B.Allongue 1, G.Blanchot 1, F.Faccio 1, C.Fuentes 1,2, S.Orlandi 1, S.Saggini 4 1 CERN – PH-ESE 2.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Radiation Hardness Test Chip Matthias Harter, Peter Fischer Uni Mannheim.
1 An introduction to radiation hard Monolithic Active Pixel Sensors Or: A tool to measure Secondary Vertices Dennis Doering*, Goethe University Frankfurt.
5th July 00PSI SEU Studies1 Preliminary PSI SEU Studies Study SEU effects by measuring the BER of the link in  /p beams at PSI. Measure the SEU rate as.
IPHC-LBNL meeting 3-5 April 2008 Radiation damage in the STAR environment and performance of MAPS sensors Compilation of different test results mostly.
L.ROYER – TWEPP Oxford – Sept The chip Signal processing for High Granularity Calorimeter (Si-W ILC) L.Royer, J.Bonnard, S.Manen, X.Soumpholphakdy.
Experiment Electronics UMC 0.18µm radiation hardness studies - Update - Sven Löchner 13 th CBM Collaboration Meeting GSI Darmstadt March 12th, 2009.
ISAT 436 Micro-/Nanofabrication and Applications Transistors David J. Lawrence Spring 2004.
J. Crooks STFC Rutherford Appleton Laboratory
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
11-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon Latch-up & Power Consumption Latch-up Problem Latch-up condition  1   2 >1 GND Vdd.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
Experiment Electronics UMC 0.18µm radiation hardness studies Progress since last Collaboration Meeting Sven Löchner GSI Darmstadt 15 th CBM Collaboration.
Vertex 2008 July 28–August 1, 2008, Utö Island, Sweden CMOS pixel vertex detector at STAR Michal Szelezniak on behalf of: LBNL: E. Anderssen, L. Greiner,
CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
LHCb Vertex Detector and Beetle Chip
On a eRHIC silicon detector: studies/ideas BNL EIC Task Force Meeting May 16 th 2013 Benedetto Di Ruzza.
Power Supply Design. Power Supplies For most electronic devices it is necessary to provide a stable source of DC power. Batteries often serve this function.
LU and SEU testing at STAR and LBNL 88” cyclotron LU tests at STAR LU and SEU tests at the 88” cyclotron Test integration with IPHC Test plans IPHC – LBL.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
Federico Faccio CERN/PH-MIC
1 Single event upset test of the voltage limiter for the ATLAS Semiconductor tracker TSL Experiment Number: F151 distance between power supplies and modules.
H. Matis, S. Hedges, M. Placidi, A. Ratti, W. Turner [+several students] (LBNL) R. Miyamoto (now at ESSS) H. Matis - LARP CM18 - May 8, Fluka Modeling.
Highlights from the VTX session Marc Winter & Massimo Caccia R&D reports: – DEPFET (M. Trimpl) – CCD (S. Hillert) – UK-CMOS (J.Velthuis) – Continental-CMOS.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
CODES: component degradation simulation tool ESA Project 22381/09/NL/PA.
Silicon microstrip detector for imaging of fast processes at high intensity synchrotron radiation beam. Budker INP V.Aulchenko1,2, L.Shekhtman1,2, B.Tolochko3,2,
Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg
Temperature sensors Temperature is the most often-measured environmental quantity. This might be expected since most physical, electronic, chemical, mechanical,
Integrated Circuits.
Rad (radiation) Hard Devices used in Space, Military Applications, Nuclear Power in-situ Instrumentation Savanna Krassau 4/21/2017 Abstract: Environments.
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
VLSI Design MOSFET Scaling and CMOS Latch Up
Presentation transcript:

Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity Other single event effects Latchup tests at BNL Latchup tests at 88” cyclotron Latchup tests at STAR Radiation environment at STAR Summary

MS RNC meeting, June 2, Latch-up – inadvertent creation of a low-impedance path, typically, but not only, between the power supply rails of an electronic component that triggers a thyristor-like parasitic structure, which acts as a short circuit. – sustainable condition as long as the holding current can be delivered – To remove latchup, the circuit needs to be powered down Consequences: damage to bond wires localized melting of metallization on the die due to localized overheating CMOS device with parasitic bipolar transistors What is latchup

MS RNC meeting, June 2, Sources of latchup Supply voltages exceeding the absolute maximum ratings. input/output pin voltage exceeding either supply rail by more than a diode drop. incorrect power sequencing. Various spikes and transients Energetic particles(Single Event Latchup - SEL) Increasing density and circuit complexity in modern VLSI CMOS devices makes them more susceptible to latchup.

MS RNC meeting, June 2, Techniques to minimize latchup sensitivity Increasing PMOS-NMOS spacing Guard rings to form additional collectors for the parasitic transistors Clamping diodes, current limiting resistors CMOS processes: – Epitaxial layer instead of bulk CMOS – Retrograde well – Oxide trenches between the NMOS and PMOS devices

MS RNC meeting, June 2, What do we do for the PXL detector? We know that latchup can happen in MAPS (see later slides) At IPHC – On-going redesign of the standard digital cells for increased spacing between NMOS and PMOS transistors At LBL – Building power supply modules for PXL ladders with over-current monitoring and automated shut down

MS RNC meeting, June 2, Other Single Event Effects (SEE) Single event upset (SEU) – Bit-flips in memory chips and microprocessors Other effects: – a glitch, or a temporary change-of- state of the output in combinatorial digital circuits – Spurious pulse in analog electronics

MS RNC meeting, June 2, Latchup tests at TVDG at BNL Test chamber Ion beam Device under test (DUT) Test chamber Power supplies + current monitoring

MS RNC meeting, June 2, Latchup cross section of various MAPS prototypes onset of SEU LET – Linear energy transfer

MS RNC meeting, June 2, LU and SEU at 88” Test chamber Readout system Test PCB Milled down IC package

MS RNC meeting, June 2, Latchup tests at 88” cyclotron Single counts Test results: Mimosa26, LU_test_structures, ADC Preliminary results, raw data

MS RNC meeting, June 2, Summary of heavy ion tests Estimated the onset energy for latchup (let’s remember that 1.6 MeV cm2/mg  1000 MIP) Measured latchup cross-sections However in STAR we don’t expect to see such heavy ions – In STAR we can not generate the amount of required LET based on the same energy loss mechanisms (primary ionization) – We expect that the latchup will be dominated by inelastic nuclear collisions from particles with charge 1

MS RNC meeting, June 2, Latchup tests at STAR 2 x Mimosa26 chips – VDA, VDD, VMEM 1 voltage regulator Mimosa26 – predecessor of PXL sensor (Ultimate) includes on-chip zero suppression Mimosa 26 – ½ reticle size,memory 4 × 600 × 16 bits PXL sensor – full reticle size, memory 4 × 2048 × 16 bits

MS RNC meeting, June 2, (500 GeV p+p) (200 GeV Au+Au) latchup (?) in STAR Monitoring since 13 April 2011, ~12:00 pm (EDT) Registered events: – 17 April 2011, ~9:00 pm (EDT) – MEM1 – 6 May 2011, ~1:08 am (EDT) – VDD2 – 24 May 2011, ~10:03 am (EDT) – VDD1 (200 GeV Au+Au)

MS RNC meeting, June 2, latchup in STAR Assuming that the mechanisms behind the observed event rates scale with the charged particle density, and therefore, with the integrated dose (next 2 slides) We can try to make predictions for latchup rates in the PXL detector

MS RNC meeting, June 2, PXL radiation environment - results from Howard Matis

MS RNC meeting, June 2, BLM measurements by H.M.

MS RNC meeting, June 2, Implications 3 events per 7 weeks per 5cm  ~1 event per detector per hour × higher luminosity  ~5 events per hour PXL goes busy while we reset our detector – ~1s per reset This would increase the PXL dead time by 0.14% But we also need – Preferably more statistics – Corrections for the integrated luminosity – Corrections for sensor layout Extremely simple calculations, not a real prediction reasonable rates => not a problem

MS RNC meeting, June 2, Backup slides

MS RNC meeting, June 2, SEU