CORE Lab. E.E. 1 Soft timers : efficient microsecond so ftware timer support for network proc essing Mohit Aron and Peter Druschel 17 th ACM Symposium.

Slides:



Advertisements
Similar presentations
Chapter 6 I/O Systems.
Advertisements

Energy Efficiency through Burstiness Athanasios E. Papathanasiou and Michael L. Scott University of Rochester, Computer Science Department Rochester, NY.
Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors Abhishek Bhattacharjee Margaret Martonosi.
Operating Systems Lecture 10 Issues in Paging and Virtual Memory Adapted from Operating Systems Lecture Notes, Copyright 1997 Martin C. Rinard. Zhiqing.
Department of Computer Science iGPU: Exception Support and Speculative Execution on GPUs Jaikrishnan Menon, Marc de Kruijf Karthikeyan Sankaralingam Vertical.
Flash: An efficient and portable Web server Authors: Vivek S. Pai, Peter Druschel, Willy Zwaenepoel Presented at the Usenix Technical Conference, June.
Effects of Clock Resolution on the Scheduling of Interactive and Soft Real- Time Processes by Yoav Etsion, Dan Tsafrir, Dror G. Feitelson Presented by.
Performance Interactions Between P-HTTP and TCP Implementations J. Heidemann ACM Computer Communication Review April 1997 김호중 CA Lab., KAIST.
P. Albertos* & A. Crespo + Universidad Politécnica de Valencia * Dept. of Systems Engineering and Control, + Dept. of Computer Engineering POB E
U NIVERSITY OF M ASSACHUSETTS, A MHERST Department of Computer Science Emery Berger University of Massachusetts, Amherst Operating Systems CMPSCI 377 Lecture.
OS Spring ’ 04 Scheduling Operating Systems Spring 2004.
The Transport Layer Chapter 6. The TCP Segment Header TCP Header.
1 Soft Timers: Efficient Microsecond Software Timer Support For Network Processing Mohit Aron and Peter Druschel Rice University Presented By Jonathan.
User Level Interprocess Communication for Shared Memory Multiprocessor by Bershad, B.N. Anderson, A.E., Lazowska, E.D., and Levy, H.M.
ISCSI Performance in Integrated LAN/SAN Environment Li Yin U.C. Berkeley.
Architectural Considerations for CPU and Network Interface Integration C. D. Cranor; R. Gopalakrishnan; P. Z. Onufryk IEEE Micro Volume: 201, Jan.-Feb.
The Transport Layer Chapter 6. Performance Issues Performance Problems in Computer Networks Network Performance Measurement System Design for Better Performance.
Supporting Time-sensitive Application on a Commodity OS Ashvin Goel, Luca Abeni, Charles Krasic, Jim Snow, Jonathan Walpole Presented by Wen Sun Some Slides.
Supporting Time-Sensitive Applications on a Commodity OS by Ashvin Goel, Luca Abeni, Charles Krasic, Jim Snow, Jonathan Walpole Jimi Watson.
Soft Timers: Efficient Microsecond Software Timer Support For Network Processing Mohit Aron and Peter Druschel Rice University Presented by Reinette Grobler.
Supporting Time-sensitive Application on a Commodity OS By Ashvin Goel, Luca Abeni, Charles Krasic, Jim Snow, Jonathan Walpole Presenter: Shuping Tien.
1 Last Class: Introduction Operating system = interface between user & architecture Importance of OS OS history: Change is only constant User-level Applications.
1 When to Switch Processes 3 triggers –System call, Interrupt and Trap System call –when a user program invokes a system call. e.g., a system call that.
Soft Timers Efficient Microsecond Software Timer Support for Network Processing MOHIT ARON and PETER DRUSCHEL Rice University Published in ACM Transactions.
G Robert Grimm New York University Receiver Livelock.
CS533 Concepts of OS Class 16 ExoKernel by Constantia Tryman.
1 OS & Computer Architecture Modern OS Functionality (brief review) Architecture Basics Hardware Support for OS Features.
Xen and the Art of Virtualization. Introduction  Challenges to build virtual machines Performance isolation  Scheduling priority  Memory demand  Network.
Chapter 2 The OS, the Computer, and User Programs Copyright © 2008.
Chapter 18 Multicore Computers
Department of Computer Science Southern Illinois University Edwardsville Dr. Hiroshi Fujinoki and Kiran Gollamudi {hfujino,
Introduction to Embedded Systems
3/11/2002CSE Input/Output Input/Output Control Datapath Memory Processor Input Output Memory Input Output Network Control Datapath Processor.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Operating Systems Overview: Using Hardware.
Flash An efficient and portable Web server. Today’s paper, FLASH Quite old (1999) Reading old papers gives us lessons We can see which solution among.
Livio Soares, Michael Stumm University of Toronto
1 Design and Performance of a Web Server Accelerator Eric Levy-Abegnoli, Arun Iyengar, Junehwa Song, and Daniel Dias INFOCOM ‘99.
Hardware Definitions –Port: Point of connection –Bus: Interface Daisy Chain (A=>B=>…=>X) Shared Direct Device Access –Controller: Device Electronics –Registers:
Architecture Support for OS CSCI 444/544 Operating Systems Fall 2008.
A Detailed Discussion of SRAM Niels Asmussen Maggie Hamill William Hunt.
1 A New Approach to File System Cache Writeback of Application Data Sorin Faibish – EMC Distinguished Engineer P. Bixby, J. Forecast, P. Armangau and S.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
1 Evaluation of Cooperative Web Caching with Web Polygraph Ping Du and Jaspal Subhlok Department of Computer Science University of Houston presented at.
Scheduling Lecture 6. What is Scheduling? An O/S often has many pending tasks. –Threads, async callbacks, device input. The order may matter. –Policy,
CS /02 Semester II Help Session I/O Colin Tan, S ,
Outline for Today Objectives: –Time and Timers Administrative details: –Talk on learning at 4 in 130 North Building –Questions?
OPERATING SYSTEMS CS 3530 Summer 2014 Systems with Multi-programming Chapter 4.
1 Soft Timers: Efficient Microsecond Software Timer Support For Network Processing Mohit Aron and Peter Druschel Rice University Presented By Oindrila.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
1 Computer Systems II Introduction to Processes. 2 First Two Major Computer System Evolution Steps Led to the idea of multiprogramming (multiple concurrent.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Processes & Threads Introduction to Operating Systems: Module 5.
CSC 322 Operating Systems Concepts Lecture - 7: by Ahmed Mumtaz Mustehsan Special Thanks To: Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall,
08/10/ NRL Hybrid QR Factorization Algorithm for High Performance Computing Architectures Peter Vouras Naval Research Laboratory Radar Division Professor.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Fast VLSI Implementation of Sorting Algorithm for Standard Median Filters Hyeong-Seok Yu SungKyunKwan Univ. Dept. of ECE, Vada Lab.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Disk Drive Architecture Exploration VisualSim Mirabilis Design.
Interrupt Handler Migration and Direct Interrupt Scheduling for Rapid Scheduling of Interrupt-driven Tasks Reviewer: Kim, Hyukjoong ESLab.
Niagara: A 32-Way Multithreaded Sparc Processor Kongetira, Aingaran, Olukotun Presentation by: Mohamed Abuobaida Mohamed For COE502 : Parallel Processing.
Taeho Kgil, Trevor Mudge Advanced Computer Architecture Laboratory The University of Michigan Ann Arbor, USA CASES’06.
Soft Timers : Efficient Microsecond Software Timer Support for Network Processing - Mohit Aron & Peter Druschel CS533 Winter 2007.
Real-Time Operating Systems RTOS For Embedded systems.
Mohit Aron Peter Druschel Presenter: Christopher Head
CS 6560: Operating Systems Design
Presented by Kristen Carlson Accardi
CS 286 Computer Organization and Architecture
Presented by: SHILPI AGARWAL
Supporting Time-Sensitive Applications on a Commodity OS
Main Memory Background
Presentation transcript:

CORE Lab. E.E. 1 Soft timers : efficient microsecond so ftware timer support for network proc essing Mohit Aron and Peter Druschel 17 th ACM Symposium on Operating Systems Pri nciples Sang Seok Lim

CORE Lab. E.E. 2 Introduction H/W Timer –High priority : interrupt based –8253 chipset –Overhead : context switching and memory locality S/W Timer –Low cost : trigger state –Microseconds granularity –Rate-based transmission & network polling

CORE Lab. E.E. 3 Motivation Modern CPUs : Pipelining and caching –Sensitive to unpredictable control transfer Interrupt and context switching –msec order is not a concern DISK, time quantum –High speed Network : microsecond order Overhead in H/W timer –Context switching Saving and restoring CPU state Memory access locality shift : Cache and TLB misses

CORE Lab. E.E. 4 Soft Timers Trigger states –Event handler could be invoked with minimal overhead –Examples At the end of system call At the end of exception handler At the end of interrupt handler CPU is executing the idle loop –Invoking a handler in trigger state No more than a function call

CORE Lab. E.E. 5 Cont ’ d Operation –In trigger state : Check any pending soft timer events Invokes the associated handlers Advantage –Without incurring the cost of a H/W timer interrupt Disadvantage –Event handler may be delayed(probabilistically) –Maximal delay is bounded(periodic H/W interrupt) Soft timer granularity –Tens of microsecs

CORE Lab. E.E. 6 Cont ’ d Soft timer facility –measure_resolution() –measure_time() –schedule_soft_event(T,handler) –interrupt_clock_resolution()

CORE Lab. E.E. 7 Cont ’ d Random variable

CORE Lab. E.E. 8 Application of soft timers Rated-based clocking –TCP perform rate-based clocking –For preventing bursty packet transmission Simple algorithm with two parameters –Target transmission rate –Maximal allowable burst transmission rate Network Polling –Network interrupt : at a rate of tens of microseconds –Polling with status registers Avoid overhead of interrupt Reduce the impact of memory access locality shift –Increase communication latency : Hybrid approach

CORE Lab. E.E. 9 Experimental Results Four 300MHz Pentium-II 128MB of RAM Apache Repeatedly requested 6Kbyte file -> saturated H/W timer with null handler Soft timer-> NO throughput degradation!!!

CORE Lab. E.E. 10 Cont ’ d Soft timer event granularity under different workloads

CORE Lab. E.E. 11 Cont ’ d

CORE Lab. E.E. 12 Four 300MHz Pentium-II 128MB of RAM Apache Repeatedly requested 6Kbyte file -> saturated H/W timer with null handler

CORE Lab. E.E. 13

CORE Lab. E.E. 14

CORE Lab. E.E. 15

CORE Lab. E.E. 16 Conclusion & Critiques Conclusion –Soft timer using trigger State –Eliminate overhead of interrupt based timer Context switch and interrupt –Increase communication latency Hybrid approach –Efficiently applicable to rate-based clocking and polling Critiques –Don ’ t talk about Communication latency detailed –Application dependent Real time system Multimedia server