Architecture and algorithm for synthesizable embedded programmable logic core Noha Kafafi, Kimberly Bozman, Steven J. E. Wilton 2003 Field programmable.

Slides:

Advertisements

Similar presentations

FPGA (Field Programmable Gate Array)

Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

OCV-Aware Top-Level Clock Tree Optimization

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

EECE579: Digital Design Flows

Introductory Comments Regarding Hardware Description Languages.

1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

ECE 353 Computer Systems Lab I Verilog Hardware Description Language.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

CS294-6 Reconfigurable Computing Day 2 August 27, 1998 FPGA Introduction.

The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.

ELEN468 Lecture 11 ELEN468 Advanced Logic Design Lecture 1Introduction.

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Register-Transfer (RT) Synthesis Greg Stitt ECE Department University of Florida.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Power Reduction for FPGA using Multiple Vdd/Vth

CAD for Physical Design of VLSI Circuits

LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Automated Design of Custom Architecture Tulika Mitra

TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION.

1 Moore’s Law in Microprocessors Pentium® proc P Year Transistors.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Heterogeneous FPGA architecture and CAD Peter Jamieson Supervisor: Jonathan Rose.

Array Synthesis in SystemC Hardware Compilation Authors: J. Ditmar and S. McKeever Oxford University Computing Laboratory, UK Conference: Field Programmable.

Reconfigurable Computing Using Content Addressable Memory (CAM) for Improved Performance and Resource Usage Group Members: Anderson Raid Marie Beltrao.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Logic Design Process n Functional/ Non-functional requirements n Mapping into an FPGA n Hardware.

Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

EE3A1 Computer Hardware and Digital Design

Spring 2007 W. Rhett Davis with minor editing by J. Dean Brock UNCA ECE Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 1: Introduction.

IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.

M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.

A Synthesizable Datapath-Oriented Programmable Logic Core Steven J.E. Wilton, Chun Hok Ho, Philip Leong, Wayne Luk, Brad Quinton University of British.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

An Improved “Soft” eFPGA Design and Implementation Strategy

FPGA CAD 10-MAR-2003.

ECE 551: Digital System Design & Synthesis Motivation and Introduction Lectures Set 1 (3 Lectures)

IC design options PLD (programmable logic device)

CEC 220 Digital Circuit Design Programmable Logic Devices

Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.

A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu

A Brief Introduction to FPGAs

9/4/2001 ECE 551 Fall ECE Digital System Design & Synthesis Lecture 1 - Introduction  Overview oCourse Introduction oOverview of Contemporary.

EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.

1 Architecture of Datapath- oriented Coarse-grain Logic and Routing for FPGAs Andy Ye, Jonathan Rose, David Lewis Department of Electrical and Computer.

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

ASIC Design Methodology

Combinational Logic Design

Digital System Design An Introduction to Verilog® HDL

Placement study at ESA Filomena Decuzzi David Merodio Codinachs

Floating-Point FPGA (FPFPGA)

Topics The logic design process..

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Week 5, Verilog & Full Adder

Verilog to Routing CAD Tool Optimization

VHDL Introduction.

數位IC設計 Pei-Yin Chen, 陳培殷.

Digital Designs – What does it take

(Lecture by Hasan Hassan)

Presentation transcript:

Architecture and algorithm for synthesizable embedded programmable logic core Noha Kafafi, Kimberly Bozman, Steven J. E. Wilton 2003 Field programmable gate arrays

Outline  Introduction  Two soft PLC architecture  CAD algorithm to program PLC  Experimental result  Non-rectangular fabric  Summary

Introduction  In order to make post-fabrication changes: programmable logic core (PLC) in SoC design  Shortcomings of PLC (“hard PLC”)  tools  must address physical connection & placement issue  PLC size  How about the “soft” PLC ?

Soft programmable logic core  A description of PLC’s behavior which is written in VHDL or verilog  Existing tools can be used to implement the chip  Can be positioned close to where it want  Can support needs precisely  Overhead of area, power, and speed is large! -> amount of PLC must be small !! -> amount of PLC must be small !!

Flow Partition the circuit Obtain the HDL of PLC Merge HDL of PLC and fixed part of circuit Use standard synthesis tools to generate IC Fabricate IC Program PLC

Outline  Introduction  Two soft PLC architecture  directional architecture  gradual architecture  CAD algorithm to program PLC  Experimental result  Non-rectangular fabric  Summary

Directional Architecture  Straightforward way is to describe the behavior of a standard FPGA at RTL level using HDL  But there are some observations :  soft PLC only make sense for small amounts of programmable logic  many tools have problems with combinational loops

Directional Architecture  Implement combinational logic only  Limit the direction of flow

More efficient architecture  Small circuit -> can remove some flexibility  Since the core will be hardwired with other parts of the chip, we need lots of flexibility at the inputs and outputs  Each “tile” need not be same

Gradual Architecture

Outline  Introduction  Two soft PLC architecture  CAD algorithm to program PLC  Experimental result  Non-rectangular fabric  Summary

CAD algorithm to program PLC  Placement algorithms  simulated annealing  directional architecture :  avoid putting the source block at the right side of sink block  cost function depends on Manhattan distance  gradual architecture :  poor placement can easily lead to unroutable implementations  to minimized the overuse of routing multiplexers

Placement for gradual architecture

CAD algorithm to program PLC  Routing algorithms  Turns out this is an easy problem  Normal FPGA routers work well

Outline  Introduction  Two soft PLC architecture  CAD algorithm to program PLC  Experimental result  Non-rectangular fabric  Summary

Experimental result Gradual is 18.9% less than directional

Experimental result  Soft and hard programmable logic cores  estimate the size of hard core by transistor-count model  focus on a 4 x 4 gradual architecture with three input multiplexers per row  hard PLC size is 12868μm 2  hard PLC size is 12868μm 2  soft PLC size is 81092μm 2  soft PLC size is 81092μm 2 so soft PLC is 6.4x less dense than the hard PLC! so soft PLC is 6.4x less dense than the hard PLC!  comparison of speed and power are not finish….

Outline  Introduction  Two soft PLC architecture  CAD algorithm to program PLC  Experimental result  Non-rectangular fabric  Summary

Non-rectangular fabric  Logic circuit often have a triangular shape  Develop a more efficient architecture  If remove m blocks from column i, then remove m-1 blocks from column i-1  Factor “c” : proportion of the logic blocks in the top row that have been removed

Non-rectangular fabric 11.1% lower than square core

Outline  Introduction  Two soft PLC architecture  CAD algorithm to program PLC  Experimental result  Non-rectangular fabric  Summary

Summary  Two soft PLC architecture  Soft PLC is 6.4x less efficient than hard PLC  Non-rectangular fabric