HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.

Slides:



Advertisements
Similar presentations
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Advertisements

PROGRAMMABLE PERIPHERAL INTERFACE -8255
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
Microprocessor 8085/8086 Lecturer M A Rahim Khan Computer Engineering and Networks Deptt.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
ECE 372 – Microcontroller Design Parallel IO Ports - Interrupts
The ARM7TDMI Hardware Architecture
Interrupts (contd..) Multiple I/O devices may be connected to the processor and the memory via a bus. Some or all of these devices may be capable of generating.
Feng-Xiang Huang A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures.
Real-Time Systems Design JTAG – testing and programming.
TECH CH03 System Buses Computer Components Computer Function
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
Programmable System on Chip Fully Configurable Mixed Signal Array Allows for Completely Customizable System Designs Capable of Internal MCU.
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Architecture of the 8051 INTERNAL DATA BUS Oscillator & Timing Programmable I/O (32 Pins) 80C51 CPU 64K byte Expansion Control Serial I/O 4K Program Memory.
Microcontroller: Introduction
Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
MCU – Microcontroller Unit – 1 MCU  1 cip or VLSI core – application-specific.
Cortex-M3 Debugging System
Curriculum Development for ENGR 290 Introduction to Microcontroller
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
Figure 1-2 Inside the computer case
Objectives How Microcontroller works
MICE III 68000/20/30 MICETEK International Inc. CPU MICEIII MICEView Examples Contents Part 1: An introduction to the MC68000,MC68020 and Part.
Slides created by: Professor Ian G. Harris Test and Debugging  Controllability and observability are required Controllability Ability to control sources.
Revised: Aug 1, ECE 263 Embedded System Design Lesson 1 68HC12 Overview.
Multiplexed External Bus Interface-MEBIV3 By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg., SITS, Pune-41
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
HCS12 Technical Training, Rev 2.0 Module 11- BDLC, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
NS7520.
HCS12 Technical Training Module 16- Debug Interface, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
UBI >> Contents Chapter 2 Software Development tools Code Composer Essentials v3: Code Debugging Texas Instruments Incorporated University of Beira Interior.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
EEE440 Computer Architecture
Chapter 2 Introducing the PIC Mid-Range Family and the 16F84A The aims of this chapter are to introduce: The PIC mid-range family, in overview The overall.
25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Input-Output Organization
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Class ID: 3L05I Advanced Debugging on the RX600 Fatih Peksenar.
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction Purpose  This course provides an introduction to the peripheral functions.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Capability of processor determine the capability of the computer system. Therefore, processor is the key element or heart of a computer system. Other.
Chapter Microcontroller
Evaluating the Fault Tolerance Capabilities of Embedded Systems via BDM M. Rebaudengo, M. Sonza Reorda Politecnico di Torino Dipartimento di Automatica.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Memory Organisation & Modes of Operations By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg, SITS, Pune-41
Submitted by:.  Project overview  Block diagram  Power supply  Microcontroller  MAX232 & DB9 Connector  Relay  Relay driver  Software requirements.
HOME AUTOMATION USING PC DONE BY RAJESHKUMAR S SRI HARSHA D.
Components of a typical full-featured microcontroller.
Submitted To: Submitted By: Seminar On 8086 Microprocessors.
10- Lock Bits, Fuse Bits and Boot Loader. Boot Loader Support – Read-While-Write Self- Programming: The Boot Loader Support provides a real Read-While-Write.
The 8051 Microcontroller architecture
HCS12 Exceptions Maskable Interrupts
MICROPROCESSOR BASED SYSTEM DESIGN
Place your image on top of this gray box. If no graphic is
Tutorial Introduction
PC Mouse operated Electrical Load Control Using VB Application
Dr. Michael Nasief Lecture 2
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Introduction to Microprocessors and Microcontrollers
Place your image on top of this gray box. If no graphic is
First Generation 32–Bit microprocessor
Presentation transcript:

HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Breakpoint Module

HCS12 Technical Training Module 15 – Break Module Slide 2 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Break Module Features Hardware breakpoints are used to debug software on the HCS12 CPU by comparing actual address and data values to predetermined data in setup registers. A successful comparison will place the CPU in background debug mode (BDM) or initiate a software interrupt (SWI). The Breakpoint Module contains two modes of operation: Full or Dual Breakpoint Mode – Compare on address and data (Full) – Compare on either of two addresses (Dual) BDM or SWI Breakpoint – Enter BDM on breakpoint (BDM) – Execute SWI on breakpoint (SWI) Tagged or Forced Breakpoint – Break just before a specific instruction will begin execution (TAG) – Break on the first instruction boundary after a match occurs (Force) Single, Range, or Page address compares – Compare on address (Single) – Compare on address 256 byte (Range) – Compare on any 16K Page (Page) Compare address on read or write on forced breakpoints High and/or low byte data compares

HCS12 Technical Training Module 15 – Break Module Slide 3 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Break Module Block Diagram BKPCT0 Break Point Control 0 BKPCT1 Break Point Control 1 BKP0X Break Point 1 Expans. BKP0H Break Point 1 High Byte BKP0L Break Point 1 Low Byte BKP1X Break Point 2 Expans. BKP1H Break Point 2 High Byte BKPC1L Break Point 2 Low Byte Compare Data/Address High MUX Data/Address Low MUX Compare Block Register Block Expansion Addresses Address [15:0] Address High Address Low Data High Read Data Low Read Data High Data Low Write Data [15:0] Read Data [15:0] Expansion Addresses [19:14] BDM SWI

HCS12 Technical Training Module 15 – Break Module Slide 4 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Background Debug™ Mode (BDM) Advantages: –Low-cost, real-time emulation capabilities –Use of all of the MCU functions: non-intrusive debugging through a single, dedicated pin –In circuit FLASH programming and debugging - NEVER DESOLDER AGAIN! –Single step or Run the application code on the target processor –Conditional Hardware Breakpoints –Eliminates the need for cumbersome emulator cables –View and change internal registers and memory in real-time. Disadvantages: –Some hardware implementations do not include emulation memory –Cannot see the address or data bus for very timing critical applications In-circuit Emulation (ICE) Advantages: –Bus state analysis without the need for a logic analyzer –Real-time tracing functionality for complex timing systems –Emulation Memory –Performance analysis Disadvantages: –More expensive system and development costs –Somewhat cumbersome emulation modules and connectors –Cannot easily look into the MCU after the product is in the field HCS12 BDM & In-circuit emulation

HCS12 Technical Training Module 15 – Break Module Slide 5 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Serial Debug Interface (SDI) Motorola’s Serial Debug Interface Motorola’s Serial Debug Interface An in-circuit debugger that makes use of Background Debug Mode (BDM). Allows quick verification of embedded software applications SDI SDI when used with compatible debug software, allows users to view and modify their application on the fly. The SDI is connected between the computers serial port and a 10-pin BDM connector on the target system. BDM BDM interface is a 10-pin connection between the MCU control signals and the user’s test control logic. Optimized for 8 MHz CPU clock!

HCS12 Technical Training Module 15 – Break Module Slide 6 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc SDI Features Hardware and Software Components:Hardware and Software Components: –6-pin interface connector for HC12 / HCS12 MCU devices –10-pin interface connector for M68HC16 or M68300 MCU devices –SDBug software, which supports source-level debugging and on-board device and flash EEPROM programming. NOTE: SDBug is ordered separately System Requirements:System Requirements: –486-based or higher PC running DOS 5.0 or higher –RS-232C serial port for communications I/O –+5-volt power supply (when the low-voltage version is being used). Selecting and Ordering the SDI:Selecting and Ordering the SDI: Choosing the correct SDI for a particular development project depends on: –the MCU device family upon which the target application is based –the SDI voltage version that is needed. NOTE: The SDI hardware and software are ordered separately

HCS12 Technical Training Module 15 – Break Module Slide 7 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Breakpoint Registers (1 of 4) BKPCT0 - Breakpoint Control Register 0 BKEN - Breakpoint Enable. This bit enables breakpoint operation. 0 = Breakpoint module off. 1 = Breakpoint module on. BKFULL- Full Breakpoint Mode Enable This bit controls whether the breakpoint module is in Dual Mode or Full Mode 0 = Dual Address Mode enabled. 1 = Full Breakpoint Mode enabled. BKBDM - Breakpoint Background Debug Mode Enable This bit determines if the breakpoint causes the part to enter Background Debug Mode (BDM) or initiate a Software Interrupt (SWI) 0 = Go to Software Interrupt on a compare. 1 = Go to BDM on a compare. BKTAG - Breakpoint on Tag This bit controls whether the breakpoint will cause a break on the next instruction boundary (force) or on a match that will be an executable opcode (tagged). Non-executed opcodes cannot cause a tagged breakpoint 0 = On match, break at the next instruction boundary (force). 1 = On match, break if the match is an instruction that will be executed (tagged).

HCS12 Technical Training Module 15 – Break Module Slide 8 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Breakpoint Registers (2 OF 4) BRKCT1 - Breakpoint Control Register 1 BK0MBH:BK0MBL - Breakpoint Mask High Byte and Low Byte for First Address. In Dual or Full Mode, these bits may be used to mask (disable) the comparison of the high and low bytes of the first address breakpoint. X:0 = Full Address Compare 0:1 = 256 Byte Address Range 1:1 = 16K Byte Address Range BK1MBH:BK1MBL - Breakpoint Mask High Byte and Low Byte for Second Address. In Dual or Full Mode, these bits may be used to mask (disable) the comparison of the high and low bytes of the second address breakpoint. X:0 = Full Address Compare 0:1 = 256 Byte Address Range 1:1 = 16K Byte Address Range BK0RWE — R/W Compare Enable Enables the comparison of the R/W signal for first address breakpoint. This bit is not useful in tagged breakpoints. 0 = R/W is not used in the comparisons. 1 = R/W is used in comparisons. BK0RW— R/W Compare Value When BK0RWE=1, this bit determines the type of bus cycle to match on first address breakpoint. When BK0RWE=0, this bit has no effect. 0 = Write cycle will be matched. 1 = Read cycle will be matched BK1RWE — R/W Compare Enable In Dual Mode, this bit enables the comparison of the R/W signal to further specify what causes a match for the second address breakpoint. This bit is not useful on tagged breakpoints or in Full Mode and is therefore a don’t care. 0 = R/W is not used in comparisons. 1 = R/W is used in comparisons. BK1RW — R/W Compare Value When BK1RWE=1, this bit determines the type of bus cycle to match on the second address breakpoint.When BK1RWE=0, this bit has no effect. 0 = Write cycle will be matched. 1 = Read cycle will be matched.

HCS12 Technical Training Module 15 – Break Module Slide 9 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Breakpoint Registers (3 OF 4) BKP0X - First Address Memory Expansion Breakpoint Register BKP0H - First Address High Byte Breakpoint Register BKP0L - First Address Low Byte Breakpoint Register BKP0X register contains the data to be matched against expansion address lines when Page is selected. BK0V[5:0] - First Address Breakpoint Expansion Address Value BKP0H - This register is used to set the breakpoint when compared against the address high byte. BKP0L - This register is used to set the breakpoint when compared against the address low byte.

HCS12 Technical Training Module 15 – Break Module Slide 10 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Breakpoint Registers (4 of 4) BKP1X - Second Address Memory Expansion Breakpoint Register BKP1H - Data (Second Address) High Byte Breakpoint Register BKP1L - Data (Second Address) Low Byte Breakpoint Register BKP1X register contains the data to be matched against expansion address lines when Page is selected. BK1V[5:0] - First Address Breakpoint Expansion Address Value. BKP0H - This register is used to set the breakpoint when compared against the address high byte. In Full Mode, this register is used to compare against high order data lines. BKP0L - This register is used to set the breakpoint when compared against the address low byte In Full Mode, this register is used to compare against high order data lines..