© 2000 Altera Corporation 1 Quartus Simulator. © 2000 Altera Corporation Dow load from:www.fpga.com.cn 2 In This Section Simulator –Features –Supported.

Slides:



Advertisements
Similar presentations
Holdings Management Overview
Advertisements

CC SQL Utilities.
Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.
Getting Started with Cadence Compiled by Ryan Johnson April 24, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT.
© 2003 Xilinx, Inc. All Rights Reserved Architecture Wizard and PACE FPGA Design Flow Workshop Xilinx: new module Xilinx: new module.
475 Wall Street, Princeton NJ Introduction to PSCAD © 2012 Nayak Corporation Inc. 1.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
Exclusive-OR and Exclusive-NOR Gates
Guide to Oracle10G1 Introduction To Forms Builder Chapter 5.
Select “Check Design Rules” and double click.. Screen after double clicking on “Check Design Rules”
ECE – 329 Fall 2007 Lab Manual for Xilinx Example: Design and simulation of a Half Adder Instructor: Dr.Botros.
XP New Perspectives on Microsoft Office Access 2003, Second Edition- Tutorial 2 1 Microsoft Office Access 2003 Tutorial 2 – Creating And Maintaining A.
A Guide to Oracle9i1 Introduction To Forms Builder Chapter 5.
1 of 5 This document is for informational purposes only. MICROSOFT MAKES NO WARRANTIES, EXPRESS OR IMPLIED, IN THIS DOCUMENT. © 2007 Microsoft Corporation.
DE1 FPGA board and Quartus
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Creating And Maintaining A Database. 2 Learn the guidelines for designing databases When designing a database, first try to think of all the fields of.
Macros Tutorial Week 20. Objectives By the end of this tutorial you should understand how to: Create macros Assign macros to events Associate macros with.
1 of 5 This document is for informational purposes only. MICROSOFT MAKES NO WARRANTIES, EXPRESS OR IMPLIED, IN THIS DOCUMENT. © 2006 Microsoft Corporation.
Chapter 2 Querying a Database
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,
Copyright 2003, Paradigm Publishing Inc. CHAPTER 3 BACKNEXTEND 3-1 LINKS TO OBJECTIVES Table Wizard Spell Check Find Data Find and Replace Data Find and.
Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.
Chapter 6 Generating Form Letters, Mailing Labels, and a Directory
Simulink ® Interface Course 13 Active-HDL Interfaces.
Designing with Quartus II 5.1 SP2
Scalable Game Development William Roberts Senior Game Engineer
HDL Bencher FPGA Design Workshop. For Academic Use Only Presentation Name 2 Objectives After completing this module, you will be able to:  Describe the.
Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,
Tools Menu and Other Concepts Alerts Event Log SLA Management Search Address Space Search Syslog Download NetIIS Standalone Application.
Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE
Interfaces to External EDA Tools Debussy Denali SWIFT™ Course 12.
정 용 군 ( 전자공학과 대학원 ) 대상 : VLSI 설계 연구회 1,2,3 학년 기간 : ~ Synopsys Tool 교육 Synopsys 교육 1.
My Second FPGA for Altera DE2-115 Board 數位電路實驗 TA: 吳柏辰 Author: Trumen.
SITES SOFTWARE APPLICATION SEMINAR __________________________ SITES INTEGRATED DEVELOPMENT ENVIRONMENT for WATER RESOURCE SITE ANALYSIS SITES.
Creating your Home Directory During Labs you will need to save all your work in a folder called CP120 (or PC120) in your Home Directory (drive I:) To get.
Microsoft Outlook 2010 Chapter 3 Managing Contacts and Personal Contact Information with Outlook.
© 2000 Altera Corporation 1 Designing with Quartus.
Fall 08, Oct 31ELEC Lecture 8 (Updated) 1 Lecture 8: Design, Simulation Synthesis and Test Tools ELEC 2200: Digital Logic Circuits Nitin Yogi
Lecture #2 Page 1 ECE 4110– Sequential Logic Design Lecture #2 Agenda 1.Logic Design Tools Announcements 1.n/a.
® Microsoft Access 2010 Tutorial 12 Managing and Securing a Database.
Copyright 2007, Paradigm Publishing Inc. ACCESS 2007 Chapter 3 BACKNEXTEND 3-1 LINKS TO OBJECTIVES Modify a Table – Add, Delete, Move Fields Modify a Table.
Programmable Logic Training Course HDL Editor
Design Verification Code and Toggle Coverage Course 7.
© 2000 Altera Corporation 1 Designing with Quartus.
Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.
© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU HDL Co-Simulation.
Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.
Quartus II Schematic Design Tutorial Xiangrong Ma
Copyright © 1997 Altera Corporation Designing with MAX+PLUS II.
Pin Connect Plug-in  Simulator allows you to simulate and monitor external interrupt signals  The plug-in enables you to specify the interval at which.
XP New Perspectives on Microsoft Office FrontPage 2003 Tutorial 7 1 Microsoft Office FrontPage 2003 Tutorial 8 – Integrating a Database with a FrontPage.
Speaker: Tsung-Yi Wu FPGA Design Flow (Part 2) : Simulation.
VHDL 1 ©Paul Godin Modified February 2011 Quartus II Version February 2011.
Lesson 4.  After a table has been created, you may need to modify it. You can make many changes to a table—or other database object—using its property.
CSE/CoE 535 : Attig 1 ModelSim Tutorial for CSE 535 Michael Attig
Teaching Digital Logic courses with Altera Technology
1 VHDL & Verilog Simulator. Modelsim. 2 Change the directory to where your files exist (All of the files must be in a same folder). Modelsim.
Basic Navigation in Oracle R12 BY: Muhammad Irfan.
Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.
56 Resources u Icons represent resources u Dynamic resources must be assigned a path network u Resources position at nodes, not locations u “Specs” field.
Working with Data Blocks and Frames
My Second FPGA for Altera DE2-115 Board
Holdings Management Overview
Mail Merge And Macros in MS WORD
Founded in Silicon Valley in 1984
Tutorial 12 Managing and Securing a Database
Modelsim Simulation & Example VHDL Testbench
Presentation transcript:

© 2000 Altera Corporation 1 Quartus Simulator

© 2000 Altera Corporation Dow load from: 2 In This Section Simulator –Features –Supported simulation methods –3rd party simulators Simulator settings –Simulation Modes –End Time –Options –Simulation Focus –Saving Simulator Settings

© 2000 Altera Corporation Dow load from: 3 In This Section Continued Creating a Vector Waveform File (.VWF) –Customizing filter –Inserting nodes –Simulation length –Time bars –Creating signal patterns, clocks –Bidirectional pins Simulation –Simulator Report –Comparing waveforms

© 2000 Altera Corporation 4 Simulator

© 2000 Altera Corporation Dow load from: 5 Simulator supports 9 different signal values –1Forcing ‘1’ –0Forcing ‘0’ –XForcing unknown –UUninitialized –ZHigh impedance –HWeak ‘1’ –LWeak ‘0’ –WWeak unknown –DCDon’t Care Features

© 2000 Altera Corporation Dow load from: 6 Features Continued Bidirectional pins can be represented as a single signal Easy to use Node Finder –Can customize filter Multiple time bars –Master, relative, and absolute Simulator automatically –Adds output pins to output waveform file –Checks outputs at the end of simulation –Invokes compiler from simulator

© 2000 Altera Corporation Dow load from: 7 Supported Simulation Methods Waveform entry –.vwf (vector waveform file) - primary waveform file for Quartus –.vec (vector file) - MAX+PLUS II.vec file supported for backward compatibility –.tbl (table file) - used to import existing MAX+PLUS II.scf files into Quartus Testbench support –Tcl/TK scripting –Verilog/VHDL 3rd Party Simulators

© 2000 Altera Corporation 8 Simulator Settings

© 2000 Altera Corporation Dow load from: 9 Simulation Focus Points to compiler setting on which to focus Specify the design heirarchical entity on which to focus

© 2000 Altera Corporation Dow load from: 10 Saving Simulator Settings Simulator settings determine the type of simulation that is performed Quartus allows simulator settings to be saved Specify the simulator setting 2 Save simulator setting 1 Specify simulator setting on which to focus 3

© 2000 Altera Corporation Dow load from: 11 Simulator End Time Specifies the start time and end time of simulation Enter end time Enter start time Runs simulation to the end of the stimulus file Displays comparison of simulation in simulator report

© 2000 Altera Corporation Dow load from: 12 Simulation Stimulus Specify stimulus file in Simulator Settings Specify stimulus file

© 2000 Altera Corporation Dow load from: 13 Simulator Mode Two modes –Functional Pre-synthesis –Timing Fully compiled netlist Post place and route

© 2000 Altera Corporation Dow load from: 14 Simulator Options Reports ratio of simulated nodes to number of nodes in.vwf file Reports setup and hold time violations in message window Monitors simulation for glitches and reports them in message window Specify time interval that defines Glitch

© 2000 Altera Corporation Dow load from: 15 Running Simulation Select Run Simulation from processing menu

© 2000 Altera Corporation 16 Creating Vector Waveform File (.VWF)

© 2000 Altera Corporation Dow load from: 17 Initializing Simulation Reads in simulation netlist

© 2000 Altera Corporation Dow load from: 18 Inserting Nodes Select Insert Node or Bus from Insert Menu with the.VWF file open Click on Node Finder to select nodes

© 2000 Altera Corporation Dow load from: 19 Customizing Filter in Node Finder Filter is used to search for nodes Creates new filter 2 Select netlist 3 Name of filter being customized Select type of node 4 Customize filter 1

© 2000 Altera Corporation Dow load from: 20 Selecting Nodes for Waveform File In Node Finder box enter nodes into Selected Nodes field Select node Enter node into Selected Nodes field Can select entire bus or single bit

© 2000 Altera Corporation Dow load from: 21 Specify Length of Simulation Specify maximum length of simulation time with end time

© 2000 Altera Corporation Dow load from: 22 Inserting Time Bars Set any one time bar to be the master Time bars inserted relative to master or as absolute Specify time bar Set master time bar Time Bar

© 2000 Altera Corporation Dow load from: 23 Drawing Stimulus Waveform Highlight portion of waveform to change Overwrite value with desired value Overwrite value 2 Value shortcut 2 Highlight waveform 1

© 2000 Altera Corporation Dow load from: 24 Creating a Clock Highlight waveform and enter period Clock shortcut 2 Highlight waveform 1 or specify clock period 3 Select a clock defined in Timing Settings 3 Select Clock 2

© 2000 Altera Corporation Dow load from: 25 Creating Counting Pattern Highlight waveform and enter pattern Highlight waveform 1 Pattern shortcut 2 Specify counting frequency 4 Specify counting pattern 3 Specify Radix 3 Select Count Value 2

© 2000 Altera Corporation Dow load from: 26 Assigning Arbitrary Value Highlight waveform and enter constant value for group Highlight waveform 1 Enter value 3 Arbitrary value shortcut 2 Select Arbitrary Value 2

© 2000 Altera Corporation Dow load from: 27 Bidirectional Pins Quartus requires only one pin in the.vwf file Highlight portions of waveform and edit Bidirectional pin

© 2000 Altera Corporation 28 Simulation

© 2000 Altera Corporation Dow load from: 29 Simulator Report Displays Simulation Waveform (result waveform) Select to view simulation waveform Opens simulator report Result waveform

© 2000 Altera Corporation Dow load from: 30 Comparing Waveforms With Simulation Waveform open, select Compare to Waveforms under the View menu Select file to be compared against result file Select file

© 2000 Altera Corporation Dow load from: Double clicking on message 2 Highlights signal with unexpected value 3 Creates time bar at occurrence of unexpected value Debugging with the Message Window

© 2000 Altera Corporation Dow load from: 32 Compared Waveforms (Simulator Report) ORIGINAL (CTRL+1) ACTUAL (CTRL+2) COMPARED (CTRL+3) (above 2 waveforms are overlapped) RESULTS

© 2000 Altera Corporation Dow load from: 33 Simulating with 3rd Party Simulators Model Technology (ModelSim) Cadence (VERILOG-XL) Viewlogic (VCS) Synopsys (VSS)

© 2000 Altera Corporation Dow load from: 34 Specify Simulator Select EDA Tools Settings menu from the project menu Select Simulation tool

© 2000 Altera Corporation Dow load from: 35 3rd Party Simulators VHDL Simulators –Use Quartus generated.VHO and.SDO files –Use APEX20K_ATOMs.VHD and APEX20K_COMPONENTS.VHD libraries located in the sim_lib directory Verilog Simulators –Use Quartus generated.VO and.SDO files –Use APEX20K_ATOMS.VO library located in the sim_lib

© 2000 Altera Corporation Dow load from: 36 Summary Functional and Timing simulation support Testbench support –Tcl/TKs –Verilog/VHDL Simulation results stored in Simulation report