Strategy for unified data link Zhen-An LIU Institute of High Energy Physics.

Slides:



Advertisements
Similar presentations
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
ESODAC Study for a new ESO Detector Array Controller.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
UCB PHYSICAL LAYER Jean Walrand U.C. Berkeley
06-Dec-2004 HCAL TriDAS 1 TriDAS Status HF Luminosity HF Trigger Slicing.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Understanding Data Acquisition System for N- XYTER.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
1 DAQ for FVTX detector Implementation Mark Prokop Los Alamos National Laboratory.
LIU,Zhen'An, TriggerGroup,IHEP1  I would like to thank Prof. Y. Sakai and Dr. Y. Iwasaki for their kind help in BESIII trigger design, and I.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
Agata Week – LNL 14 November 2007 Global Readout System for the AGATA experiment M. Bellato a a INFN Sez. di Padova, Padova, Italy.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Performance of the AMT-3 Based TDC System at Belle S.Y.Suzuki, T.Higuchi, Y.Arai, K.Tauchi, M.Nakao, R.Itoh (KEK) H.Nakayama (University of Tokyo)
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.
ECL trigger for Super Belle B.G. Cheon (Hanyang U)‏ KEK 1 st open meeting of the Super KEKB Collaboration.
Front-end readout study for SuperKEKB IGARASHI Youichi.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz.
Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Takeo Higuchi (KEK); CHEP pptx High Speed Data Receiver Card for Future Upgrade of Belle II DAQ 1.Introduction – Belle II DAQ Experimental apparatus.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Control for CTP and LTU boards in Run
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.
New ATCA compute node Design for PXD Zhen-An Liu TrigLab, IHEP Beijing Feb , 6th International Workshop on DEPFET Detectors and Applications.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Multi-Gigabit transmission BLT  GOLD Andreas Ebling, Isabel Koltermann, Jonas Kunze Andi Ebling 1.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
TRANSMISSION LINE MULTIPLE FAULT DETECTION AND INDICATION TO EB
SHARING A HIGH SPEED OPTICAL DATA TRANSMISSION LINK WITH SLOW CONTROL STREAM TIPP2014 Amsterdam June Zhen-An LIU, Jingzhou Zhao, Dehui Sun, Trigger.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
Demo system of Belle2link Sun Dehui, Zhao Jingzhou,Liu zhen’an Trigger Lab IHEP.
E. Hazen -- HCAL Upgrade Workshop1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Control of ASICs via GBTx
PANDA collaboration meeting FEE session
Electronics Trigger and DAQ CERN meeting summary.
Future Hardware Development for discussion with JLU Giessen
The Data Handling Hybrid
Discussion Items Clock PC and/or VME CPU Trigger readout
ECAL OD Electronic Workshop 7-8/04/2005
Presentation transcript:

Strategy for unified data link Zhen-An LIU Institute of High Energy Physics

New Ideas on Belle II DAQ Consideration Base –HS data transmission –Optical link –Unified Readout –Unified Data link –Also trigger? –Also timing? My talk on PMC/COPPER link

Trigger path suggestion to Iwasaki-san If HS data link used –RocketIO (SEDES) –Synchronization needed (per channel) –Channel Alignment needed (per system) –Pipelined processing Trigger latency should reserve big enough –5 us maybe enough but conservative –7 us in BESIII Trigger distribution –More time needed

Scheme1 for Data link (to Copper) Based on discussions two schemes in consideration Scheme 1 –Detector specific readout( Gary’s board or other?) 16 ch/optical line Data preprocessing Partial packaging Data frame/protocol Length/ch/event? Trigger L1 driven –Data merger Further packaging Necessary to save COPPER boards Output to COPPER PMC Data frame2 –PMC Data mover to CPU on COPPER

VME BUS Clock (40MH z) Test output Reserved 95 Con 95 Con 5V/3.3V Bus Switch IDT QS Optical Fiber 9 HFBR5921L 0 HFBR5921L 9 HFBR5921L 1 Optical Fiber 1 Optical Fiber 8 HFBR5921L 8 34 Pin LVDS 34 Pin LVDS SN75LVDS387 LVTTL-LVDS SN75LVDS387 LVTTL-LVDS 16*12 Test Pins 16 Test Pin Power Supply LT1764EQ-DD 1.5V,2.5V,3.3V,5V 1.6~2.5V Adjustable LED Display D(0:31) SN74 ALVTH D(0:31) SN74ALVTH MC100 EP16FD CDCF MHz XC2VP40 FF Download circuit 1.6 GBps /ch Merger test module From Unified Readout To COPPER PMC Control Signals Via USER pins Optical Fiber0

To be decided with Scheme 1 Clock for HS transmission System clock How many input ch / board? –Data rate –Data size VirtexII Pro / VirtexV ? Synch/Asych? –Synchronized data transmission. Data frame

Status Hardware available –Data source –Merger board –Test system available Protocol –Need FRST, Tsync signals from timing sys. –Need more discussion with timing/readout/COPPER people PMC to be designed

Scheme2 for Data link In scheme 1: –Optical transceiver inside detector( say CDC) –Question: Reliability not so good in BESIII –Radiation? Experiment did before design –ESD effect? Experiments under taken –Unclear yet! Stop machine for replacement? Open the Detector for replacement? –Possible solution Optical transceiver outside detector Merger before HS data link

Scheme2 for Data link Scheme 2 –Merger near detector –Electrical to FEE –Optical to PMC/COPPER –Easy maintenance –SFP transceiver

More discussion scheduled A discussion is scheduled tomorrow Idea from detector and FEE welcome