December, 2002CMS Ecal1 MGPA status Design progress since October: main efforts on process spread simulations -> look for robustness to manufacturing tolerances.

Slides:



Advertisements
Similar presentations
Control and Feedback Introduction Open-loop and Closed-loop Systems
Advertisements

Multi-stage Amplifiers
Operational Amplifiers
Worst Case Analysis Using Analog Workbench by Andrew G. Bell ITT Industries.
NONIDEAL OP AMP CIRCUITS. Objective of Lecture Describe the impact of real operational amplifiers on the models used in simulation and on the design approaches.
January, 2003CMS Ecal MGPA Design Review1 MGPA design review architecture overview and specifications detailed architecture top level functional block.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
* Operational Amplifiers * Op-Amp Circuits * Op-Amp Analysis
GLAST LAT Project IA weekly meeting, February 3, 2006 ACD subsystem Alex Moiseev 1 ACD Pedestals ACD Team at Goddard: Alex Moiseev Dave Thomspon Bob Hartman.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
General Tracker meetingA. Furgeri 1 Irradiation results and Annealing scenarios for HPK IEKP – University of Karlsruhe Alexander Furgeri
ECE 2006 Chapter 5: Operational Amplifiers. Differential Amplifier Not Practical Prior to IC Fabrication 2 Inputs, Output is A v *(V 1 - V 2 )
Introduction to Op Amps
Operational Amplifiers
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Analogue Electronics II EMT 212/4
PULSE MODULATION.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
CMS Week, CERN, 2002 R M Brown - RAL 1 Performance Characteristics of Production VPTs R M Brown, B W Kennedy, P R Hobson (with crucial input from D J A.
B. IlleWACH /11/20021 WELCOME to WACH I am happy to introduce this ‘Workshop Analysis Calorimetry H4’ dedicated to M0’ data analysis and the.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
1 Opamps Part 2 Dr. David W. Graham West Virginia University Lane Department of Computer Science and Electrical Engineering © 2009 David W. Graham.
Jean-Marie Bussat – October 16, FPPA2000 Bias generator.
GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
M. Raymond, Imperial College London IEEE NSS, Rome The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
Commissioning and Operation of the CMS Tracker analogue optical link system at TIF with CMSSW: R.Bainbridge, A.Dos Santos Assis Jesus, K.A.Gill, V. Radicci.
Fundamentals of Electric Circuits Chapter 5 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
9th July, 2003CMS Ecal MGPA test results1 MGPA test results first results presented 25 th June – repeat here + some new results testing begun 29 th May.
1 VFE/MGPA considerations for EE/VPT EB/EE electrical spec. differences: full-scale signal noise input capacitance dominated by: APD capacitance (x2) for.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
ROBOX with Multi Anode PMT’s Status and plans A.Mestvirishvili, I. Schmidt, S. Sen, F. Ozok University of Iowa.
January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.
Overview of a Plan for Simulating a Tracking Trigger (Fermilab) Overview of a Plan for Simulating a Tracking Trigger Harry Cheung (Fermilab)
M. Raymond, Imperial College London IEEE NSS, Rome The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.
LHC Electronics Workshop, Amsterdam, The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie Crooks, Marcus.
Predicting the In-System Performance of the CMS Tracker Analog Readout Optical Links Stefanos Dris CERN & Imperial College, London.
1 MGPA Linearity Mark Raymond (Dec.2004) Non-linearity measurements in the lab hardware description method results.
AIDA update Steve Thomas ASIC Design Group 9 December 2008.
05/12/2014 Gerrit Jan Focker, BE/BI/PM 1 PSB-Injection H - and H 0 Dump detectors and Stripping Foil current measurement.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
3/06/06 CALOR 06Alexandre Zabi - Imperial College1 CMS ECAL Performance: Test Beam Results Alexandre Zabi on behalf of the CMS ECAL Group CMS ECAL.
1 End-cap Module Electrical Specs. And Performance C. Lacasta + J. Pater, R. Bates, J. Bernabeu, P. Dervan, A. Greenall, C. Ketterer, J.E. Garcia, G. Moorhead,
Basics of Bypass Capacitor, Its Functions and Applications.
Operational amplifier
Figure 5.1 The eight-lead DIP package (top view).
Op-Amp Basics & Linear Applications
Fundamentals of Electric Circuits Chapter 5
MGPA version 2 submission status – Mark Raymond / Jamie Crooks (RAL)
CTA-LST meeting February 2015
Development of a Pulse Shape Discrimination IC
Analog FE circuitry simulation
Analogue Electronics Circuit II EKT 214/4
Analogue Electronic 2 EMT 212
Functional diagram of the ASD
High speed 12 bits Pipelined ADC proposal for the Ecal
UNIT-5 Design of CMOS Op Amps.
Control and Feedback Introduction Open-loop and Closed-loop Systems
Operatinal Amplifiers
MGPA status Mark Raymond (4/9/02)
Studies of the effect of the LHC cycle on
BESIII EMC electronics
PULSE MODULATION.
Functional diagram of the ASD
Fundamentals of Electric Circuits Chapter 5
Chapter 5 Operational Amplifiers
Verify chip performance
Presentation transcript:

December, 2002CMS Ecal1 MGPA status Design progress since October: main efforts on process spread simulations -> look for robustness to manufacturing tolerances -> seek to improve by minor adjustments to design 4 gain channel version (equivalent gains to FPPA) -> ~ complete -> process spread can be tolerated but requires adjustments to diff O/P stage termination components to compensate for channel-to-channel pulse shape differences appearing as process moves -> arises because of different differential stage gains for different gain channels (see talk last time) -> may lead to production difficulties (e.g. termination components might need to be selected on test) possible improvements? -> make use of FPPA spec review (“Memo on FPPA specifications”, C.Seez (August, 2002)) -> conclusions: 1. not possible to relax 60 pC full range signal 2. three gain ranges adequate for barrel 0 – 140instead of 0 – 50 note: highest gain required 140 – – 200 reduced by factor ~3 300 – 1250 GeV – three gain ranges also acceptable for endcap

December, 2002CMS Ecal2 Possible improvements from going to 3 gains using FPPA spec review conclusions can re-instate equal diff O/P gains, since highest gain can be reduced Overall gain RGRG diff O/P gain 32~ ~402 1~801 Overall gain RGRG diff O/P gain Gain range (barrel) [GeV] ~10~20~ ~5~40~ ~1~200~ – chan version 3 – chan version implications R = 200  -> slightly increased noise for lowest gain range; 28,000 -> 34,000 electrons noise performance for other 2 ranges remains < 10,000 channel to channel pulse shape variation dependence on process spread now gone one less channel also helps with: power consumption layout: package minimum pin count reduced, can use more power pins

December, 2002CMS Ecal3 process parameter variation pulse shape example (3 gain channel version)  = -1.5  = 0  = +1.5 small pulse shape variations  = -1.5, 0, +1.5 (difficult to see here), but ~ no channel/channel differences  moves process variables (  L, VT) together so cumulative effect worse (in real situation  L and VT vary independently) other process simulations (fast/slow nmos/pmos and vice versa) also show good channel pulse shape matching high range: 0-6 pC (0.6 pC steps) mid range: 0-12 pC (1.2 pC steps) low range: 0-60 pC (6 pC steps)

December, 2002CMS Ecal4 Summary 4 – channel design ~ complete tolerant to process spread if diff O/P stage termination components “select-on-test” will complicate production testing possible improvements if move from 4 -> 3 gain channels FPPA spec review => physics performance safe removes channel/channel pulse shape variation with process spread overall improvements in design robustness (pin count, power) => reduced risk => well worth having from production perspective RAL (Marcus French) now looking at layout Areas still needing attention More process spread effects studies including supply voltage and temperature effects Transmission line effects between APD and MGPA some work begun here for endcap (50 – 75 cm coax) -> short duration ringing at charge amp O/P, but not much effect on overall pulse shape needs more work, particularly for barrel Power supply rejection – not looked at yet